[PATCH] D61528: Revert "[AMDGPU] Enable code selection using `s_mul_hi_u32`/`s_mul_hi_i32`."

Stanislav Mekhanoshin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon May 13 15:13:36 PDT 2019


rampitec added inline comments.


================
Comment at: lib/Target/AMDGPU/SOPInstructions.td:561
 
-  let isCommutable = 1 in {
-    def S_MUL_HI_U32 : SOP2_32<"s_mul_hi_u32",
-      [(set i32:$sdst, (UniformBinFrag<mulhu> SSrc_b32:$src0, SSrc_b32:$src1))]>;
-    def S_MUL_HI_I32 : SOP2_32<"s_mul_hi_i32",
-      [(set i32:$sdst, (UniformBinFrag<mulhs> SSrc_b32:$src0, SSrc_b32:$src1))]>;
-  }
+  def S_MUL_HI_U32 : SOP2_32<"s_mul_hi_u32">;
+  def S_MUL_HI_I32 : SOP2_32<"s_mul_hi_i32">;
----------------
rampitec wrote:
> Actually it is still isCommutable, even if you drop the pattern.
But I think it's OK to restore it later while working on the regression.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D61528/new/

https://reviews.llvm.org/D61528





More information about the llvm-commits mailing list