[PATCH] D60550: [X86] Enable AVX512_BF16 instructions, which are supported for BFLOAT16 in Cooper Lake

Simon Pilgrim via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Apr 29 13:05:50 PDT 2019


RKSimon added inline comments.


================
Comment at: lib/Target/X86/X86InstrAVX512.td:12531
+defm VCVTNE2PS2BF16 : avx512_binop_all2<0x72, "vcvtne2ps2bf16",
+                                        SchedWriteVecALU,
+                                        avx512vl_f32_info, avx512vl_i16_info,
----------------
Is SchedWriteVecALU a realistic scheduler class? Its typically used for vector integer add/sub/and/bitops


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D60550/new/

https://reviews.llvm.org/D60550





More information about the llvm-commits mailing list