[llvm] r356046 - Fix signed/unsigned mismatch warning. NFCI.

Simon Pilgrim via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 13 06:14:14 PDT 2019


Author: rksimon
Date: Wed Mar 13 06:14:14 2019
New Revision: 356046

URL: http://llvm.org/viewvc/llvm-project?rev=356046&view=rev
Log:
Fix signed/unsigned mismatch warning. NFCI.

Modified:
    llvm/trunk/lib/Target/X86/X86ISelLowering.cpp

Modified: llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86ISelLowering.cpp?rev=356046&r1=356045&r2=356046&view=diff
==============================================================================
--- llvm/trunk/lib/Target/X86/X86ISelLowering.cpp (original)
+++ llvm/trunk/lib/Target/X86/X86ISelLowering.cpp Wed Mar 13 06:14:14 2019
@@ -12033,7 +12033,7 @@ static SDValue lowerShuffleAsBroadcast(c
     SDValue BaseAddr = Ld->getOperand(1);
     EVT SVT = BroadcastVT.getScalarType();
     unsigned Offset = BroadcastIdx * SVT.getStoreSize();
-    assert((Offset * 8) == BitOffset && "Unexpected bit-offset");
+    assert((int)(Offset * 8) == BitOffset && "Unexpected bit-offset");
     SDValue NewAddr = DAG.getMemBasePlusOffset(BaseAddr, Offset, DL);
     V = DAG.getLoad(SVT, DL, Ld->getChain(), NewAddr,
                     DAG.getMachineFunction().getMachineMemOperand(




More information about the llvm-commits mailing list