[PATCH] D58684: [AArch64][GlobalISel] Add support for 64 bit vector shuffle using TBL1

[Amara Emerson via Phabricator via llvm-commits]

aemerson created this revision.
aemerson added a reviewer: paquette.
aemerson added a project: LLVM.
Herald added subscribers: Petar.Avramovic, hiraditya, kristof.beyls, javed.absar, rovka.

This extends the existing support for shufflevector to handle cases like <2 x float>, which we can implement by concating the vectors and using a TBL1.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D58684

Files:
  llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/select-shuffle-vector.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D58684.188398.patch
Type: text/x-patch
Size: 10528 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190226/4530a9bf/attachment.bin>