[llvm] r352749 - [X86][AVX] Add PR34394 subvector broadcast test cases
Simon Pilgrim via llvm-commits
llvm-commits at lists.llvm.org
Thu Jan 31 05:32:10 PST 2019
Author: rksimon
Date: Thu Jan 31 05:32:09 2019
New Revision: 352749
URL: http://llvm.org/viewvc/llvm-project?rev=352749&view=rev
Log:
[X86][AVX] Add PR34394 subvector broadcast test cases
Tidyup check-prefixes at the same time
Modified:
llvm/trunk/test/CodeGen/X86/subvector-broadcast.ll
Modified: llvm/trunk/test/CodeGen/X86/subvector-broadcast.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/subvector-broadcast.ll?rev=352749&r1=352748&r2=352749&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/X86/subvector-broadcast.ll (original)
+++ llvm/trunk/test/CodeGen/X86/subvector-broadcast.ll Thu Jan 31 05:32:09 2019
@@ -1,14 +1,14 @@
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
-; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx | FileCheck %s --check-prefix=X32 --check-prefix=X32-AVX --check-prefix=X32-AVX1
-; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefix=X32 --check-prefix=X32-AVX --check-prefix=X32-AVX2
-; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512vl | FileCheck %s --check-prefix=X32 --check-prefix=X32-AVX512 --check-prefix=X32-AVX512F
-; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512bw,+avx512vl | FileCheck %s --check-prefix=X32 --check-prefix=X32-AVX512 --check-prefix=X32-AVX512BW
-; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512dq,+avx512vl | FileCheck %s --check-prefix=X32 --check-prefix=X32-AVX512 --check-prefix=X32-AVX512DQ
-; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefix=X64 --check-prefix=X64-AVX --check-prefix=X64-AVX1
-; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefix=X64 --check-prefix=X64-AVX --check-prefix=X64-AVX2
-; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512vl | FileCheck %s --check-prefix=X64 --check-prefix=X64-AVX512 --check-prefix=X64-AVX512F
-; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512bw,+avx512vl | FileCheck %s --check-prefix=X64 --check-prefix=X64-AVX512 --check-prefix=X64-AVX512BW
-; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512dq,+avx512vl | FileCheck %s --check-prefix=X64 --check-prefix=X64-AVX512 --check-prefix=X64-AVX512DQ
+; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx | FileCheck %s --check-prefixes=X32,X32-AVX,X32-AVX1
+; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefixes=X32,X32-AVX,X32-AVX2
+; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512vl | FileCheck %s --check-prefixes=X32,X32-AVX512,X32-AVX512F
+; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512bw,+avx512vl | FileCheck %s --check-prefixes=X32,X32-AVX512,X32-AVX512BW
+; RUN: llc < %s -mtriple=i686-unknown-unknown -mattr=+avx512dq,+avx512vl | FileCheck %s --check-prefixes=X32,X32-AVX512,X32-AVX512DQ
+; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx | FileCheck %s --check-prefixes=X64,X64-AVX,X64-AVX1
+; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx2 | FileCheck %s --check-prefixes=X64,X64-AVX,X64-AVX2
+; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512vl | FileCheck %s --check-prefixes=X64,X64-AVX512,X64-AVX512F
+; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512bw,+avx512vl | FileCheck %s --check-prefixes=X64,X64-AVX512,X64-AVX512BW
+; RUN: llc < %s -mtriple=x86_64-unknown-unknown -mattr=+avx512dq,+avx512vl | FileCheck %s --check-prefixes=X64,X64-AVX512,X64-AVX512DQ
;
; Subvector Load + Broadcast
@@ -1550,3 +1550,124 @@ define <64 x i8> @reg_broadcast_32i8_64i
%1 = shufflevector <32 x i8> %a0, <32 x i8> undef, <64 x i32> <i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31, i32 0, i32 1, i32 2, i32 3, i32 4, i32 5, i32 6, i32 7, i32 8, i32 9, i32 10, i32 11, i32 12, i32 13, i32 14, i32 15, i32 16, i32 17, i32 18, i32 19, i32 20, i32 21, i32 22, i32 23, i32 24, i32 25, i32 26, i32 27, i32 28, i32 29, i32 30, i32 31>
ret <64 x i8> %1
}
+
+;
+; PR34394
+;
+
+define <4 x i32> @test_2xi32_to_4xi32_mem(<2 x i32>* %vp) {
+; X32-LABEL: test_2xi32_to_4xi32_mem:
+; X32: # %bb.0:
+; X32-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-NEXT: vmovddup {{.*#+}} xmm0 = mem[0,0]
+; X32-NEXT: retl
+;
+; X64-AVX1-LABEL: test_2xi32_to_4xi32_mem:
+; X64-AVX1: # %bb.0:
+; X64-AVX1-NEXT: vmovddup {{.*#+}} xmm0 = mem[0,0]
+; X64-AVX1-NEXT: retq
+;
+; X64-AVX2-LABEL: test_2xi32_to_4xi32_mem:
+; X64-AVX2: # %bb.0:
+; X64-AVX2-NEXT: vpbroadcastq (%rdi), %xmm0
+; X64-AVX2-NEXT: retq
+;
+; X64-AVX512-LABEL: test_2xi32_to_4xi32_mem:
+; X64-AVX512: # %bb.0:
+; X64-AVX512-NEXT: vpbroadcastq (%rdi), %xmm0
+; X64-AVX512-NEXT: retq
+ %vec = load <2 x i32>, <2 x i32>* %vp
+ %res = shufflevector <2 x i32> %vec, <2 x i32> undef, <4 x i32> <i32 0, i32 1, i32 0, i32 1>
+ ret <4 x i32> %res
+}
+
+define <8 x i32> @test_2xi32_to_8xi32_mem(<2 x i32>* %vp) {
+; X32-AVX1-LABEL: test_2xi32_to_8xi32_mem:
+; X32-AVX1: # %bb.0:
+; X32-AVX1-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-AVX1-NEXT: vmovddup {{.*#+}} xmm0 = mem[0,0]
+; X32-AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm0, %ymm0
+; X32-AVX1-NEXT: retl
+;
+; X32-AVX2-LABEL: test_2xi32_to_8xi32_mem:
+; X32-AVX2: # %bb.0:
+; X32-AVX2-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-AVX2-NEXT: vmovsd {{.*#+}} xmm0 = mem[0],zero
+; X32-AVX2-NEXT: vbroadcastsd %xmm0, %ymm0
+; X32-AVX2-NEXT: retl
+;
+; X32-AVX512-LABEL: test_2xi32_to_8xi32_mem:
+; X32-AVX512: # %bb.0:
+; X32-AVX512-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-AVX512-NEXT: vmovsd {{.*#+}} xmm0 = mem[0],zero
+; X32-AVX512-NEXT: vbroadcastsd %xmm0, %ymm0
+; X32-AVX512-NEXT: retl
+;
+; X64-AVX1-LABEL: test_2xi32_to_8xi32_mem:
+; X64-AVX1: # %bb.0:
+; X64-AVX1-NEXT: vmovddup {{.*#+}} xmm0 = mem[0,0]
+; X64-AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm0, %ymm0
+; X64-AVX1-NEXT: retq
+;
+; X64-AVX2-LABEL: test_2xi32_to_8xi32_mem:
+; X64-AVX2: # %bb.0:
+; X64-AVX2-NEXT: vbroadcastsd (%rdi), %ymm0
+; X64-AVX2-NEXT: retq
+;
+; X64-AVX512-LABEL: test_2xi32_to_8xi32_mem:
+; X64-AVX512: # %bb.0:
+; X64-AVX512-NEXT: vbroadcastsd (%rdi), %ymm0
+; X64-AVX512-NEXT: retq
+ %vec = load <2 x i32>, <2 x i32>* %vp
+ %res = shufflevector <2 x i32> %vec, <2 x i32> undef, <8 x i32> <i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1>
+ ret <8 x i32> %res
+}
+
+define <16 x i32> @test_2xi32_to_16xi32_mem(<2 x i32>* %vp) {
+; X32-AVX1-LABEL: test_2xi32_to_16xi32_mem:
+; X32-AVX1: # %bb.0:
+; X32-AVX1-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-AVX1-NEXT: vmovddup {{.*#+}} xmm0 = mem[0,0]
+; X32-AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm0, %ymm0
+; X32-AVX1-NEXT: vmovaps %ymm0, %ymm1
+; X32-AVX1-NEXT: retl
+;
+; X32-AVX2-LABEL: test_2xi32_to_16xi32_mem:
+; X32-AVX2: # %bb.0:
+; X32-AVX2-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-AVX2-NEXT: vmovsd {{.*#+}} xmm0 = mem[0],zero
+; X32-AVX2-NEXT: vbroadcastsd %xmm0, %ymm0
+; X32-AVX2-NEXT: vmovaps %ymm0, %ymm1
+; X32-AVX2-NEXT: retl
+;
+; X32-AVX512-LABEL: test_2xi32_to_16xi32_mem:
+; X32-AVX512: # %bb.0:
+; X32-AVX512-NEXT: movl {{[0-9]+}}(%esp), %eax
+; X32-AVX512-NEXT: vpmovzxdq {{.*#+}} xmm0 = mem[0],zero,mem[1],zero
+; X32-AVX512-NEXT: vmovdqa64 {{.*#+}} zmm1 = [0,2,0,2,0,2,0,2,0,2,0,2,0,2,0,2]
+; X32-AVX512-NEXT: vpermd %zmm0, %zmm1, %zmm0
+; X32-AVX512-NEXT: retl
+;
+; X64-AVX1-LABEL: test_2xi32_to_16xi32_mem:
+; X64-AVX1: # %bb.0:
+; X64-AVX1-NEXT: vmovddup {{.*#+}} xmm0 = mem[0,0]
+; X64-AVX1-NEXT: vinsertf128 $1, %xmm0, %ymm0, %ymm0
+; X64-AVX1-NEXT: vmovaps %ymm0, %ymm1
+; X64-AVX1-NEXT: retq
+;
+; X64-AVX2-LABEL: test_2xi32_to_16xi32_mem:
+; X64-AVX2: # %bb.0:
+; X64-AVX2-NEXT: vbroadcastsd (%rdi), %ymm0
+; X64-AVX2-NEXT: vmovaps %ymm0, %ymm1
+; X64-AVX2-NEXT: retq
+;
+; X64-AVX512-LABEL: test_2xi32_to_16xi32_mem:
+; X64-AVX512: # %bb.0:
+; X64-AVX512-NEXT: vpmovzxdq {{.*#+}} xmm0 = mem[0],zero,mem[1],zero
+; X64-AVX512-NEXT: vmovdqa64 {{.*#+}} zmm1 = [0,2,0,2,0,2,0,2,0,2,0,2,0,2,0,2]
+; X64-AVX512-NEXT: vpermd %zmm0, %zmm1, %zmm0
+; X64-AVX512-NEXT: retq
+ %vec = load <2 x i32>, <2 x i32>* %vp
+ %res = shufflevector <2 x i32> %vec, <2 x i32> undef, <16 x i32> <i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1, i32 0, i32 1>
+ ret <16 x i32> %res
+}
More information about the llvm-commits
mailing list