[PATCH] D57178: [GISel]: Change how CSE is enabled by default for each pass

[Aditya Nandakumar via Phabricator via llvm-commits]

aditya_nandakumar created this revision.
aditya_nandakumar added reviewers: qcolombet, aemerson, volkan, bogner.
Herald added subscribers: javed.absar, nhaehnle, jvesely.

Now add a hook in TargetPassConfig to query if CSE needs to be enabled. By default this hook returns false only for O0 opt level but this can be overridden by the target.
As a consequence of the default of enabled for non O0, a few tests needed to be updated to not use CSE (by passing in -O0) to the run line.


Repository:
  rL LLVM

https://reviews.llvm.org/D57178

Files:
  include/llvm/CodeGen/TargetPassConfig.h
  lib/CodeGen/GlobalISel/IRTranslator.cpp
  lib/CodeGen/GlobalISel/Legalizer.cpp
  lib/CodeGen/TargetPassConfig.cpp
  test/CodeGen/AArch64/GlobalISel/call-translator-cse.ll
  test/CodeGen/AArch64/GlobalISel/legalize-cmp.mir
  test/CodeGen/AArch64/GlobalISel/legalize-div.mir
  test/CodeGen/AArch64/GlobalISel/legalize-ext-cse.mir
  test/CodeGen/AArch64/GlobalISel/legalize-ext.mir
  test/CodeGen/AArch64/GlobalISel/legalize-load-store-fewerElts.mir
  test/CodeGen/AArch64/GlobalISel/legalize-load-store-s128-unaligned.mir
  test/CodeGen/AArch64/GlobalISel/legalize-load-store.mir
  test/CodeGen/AArch64/GlobalISel/legalize-phi.mir
  test/CodeGen/AArch64/GlobalISel/legalize-rem.mir
  test/CodeGen/AArch64/GlobalISel/legalize-shift.mir
  test/CodeGen/AArch64/GlobalISel/legalize-simple.mir
  test/CodeGen/AMDGPU/GlobalISel/legalize-sext.mir
  test/CodeGen/ARM/GlobalISel/arm-legalize-bitcounts.mir
  test/CodeGen/ARM/GlobalISel/arm-legalize-divmod.mir
  test/CodeGen/ARM/GlobalISel/arm-legalize-fp.mir
  test/CodeGen/ARM/GlobalISel/arm-param-lowering.ll
  test/CodeGen/X86/GlobalISel/callingconv.ll
  test/CodeGen/X86/GlobalISel/irtranslator-callingconv.ll
  test/CodeGen/X86/GlobalISel/legalize-add.mir
  test/CodeGen/X86/GlobalISel/legalize-and-scalar.mir
  test/CodeGen/X86/GlobalISel/legalize-ext-x86-64.mir
  test/CodeGen/X86/GlobalISel/legalize-memop-scalar.mir
  test/CodeGen/X86/GlobalISel/legalize-mul-scalar.mir
  test/CodeGen/X86/GlobalISel/legalize-or-scalar.mir
  test/CodeGen/X86/GlobalISel/legalize-sub.mir
  test/CodeGen/X86/GlobalISel/legalize-trunc.mir
  test/CodeGen/X86/GlobalISel/legalize-xor-scalar.mir
  test/CodeGen/X86/GlobalISel/x86_64-legalize-sitofp.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D57178.183363.patch
Type: text/x-patch
Size: 23601 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20190124/63dfbea9/attachment.bin>