[PATCH] D56077: [PowerPC] Fix assert from machine verify pass that atomic pseudo expanding causes mismatched register class

[Zixuan Wu via Phabricator via llvm-commits]

wuzish created this revision.
wuzish added reviewers: nemanjai, jsji, hfinkel.
Herald added subscribers: llvm-commits, jfb, kbarton, hiraditya.

For atomic value operand which less than 4 bytes need to be masked. 
And the related operation to calculate the newvalue can be done in 32 bit gprc. 
So just use gprc for mask and value calculation.


Repository:
  rL LLVM

https://reviews.llvm.org/D56077

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/test/CodeGen/PowerPC/PR35812-neg-cmpxchg.ll
  llvm/test/CodeGen/PowerPC/atomic-2.ll
  llvm/test/CodeGen/PowerPC/atomic-minmax.ll
  llvm/test/CodeGen/PowerPC/atomics.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D56077.179493.patch
Type: text/x-patch
Size: 13899 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181226/2610f315/attachment.bin>