[llvm] r349688 - [llvm-mca] Rename directory for the Cortex tests (NFC)

Evandro Menezes via llvm-commits llvm-commits at lists.llvm.org
Wed Dec 19 14:24:42 PST 2018


Author: evandro
Date: Wed Dec 19 14:24:42 2018
New Revision: 349688

URL: http://llvm.org/viewvc/llvm-project?rev=349688&view=rev
Log:
[llvm-mca] Rename directory for the Cortex tests (NFC)

Added:
    llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/
    llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/direct-branch.s
      - copied, changed from r349687, llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/direct-branch.s
    llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/shifted-register.s
      - copied, changed from r349687, llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s
Removed:
    llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/direct-branch.s
    llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s

Copied: llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/direct-branch.s (from r349687, llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/direct-branch.s)
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/direct-branch.s?p2=llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/direct-branch.s&p1=llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/direct-branch.s&r1=349687&r2=349688&rev=349688&view=diff
==============================================================================
    (empty)

Copied: llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/shifted-register.s (from r349687, llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s)
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/shifted-register.s?p2=llvm/trunk/test/tools/llvm-mca/AArch64/Cortex/shifted-register.s&p1=llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s&r1=349687&r2=349688&rev=349688&view=diff
==============================================================================
    (empty)

Removed: llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/direct-branch.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/direct-branch.s?rev=349687&view=auto
==============================================================================
--- llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/direct-branch.s (original)
+++ llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/direct-branch.s (removed)
@@ -1,60 +0,0 @@
-# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
-# RUN: llvm-mca -march=aarch64 -mcpu=cortex-a57 -iterations=600 -timeline -timeline-max-iterations=4 < %s | FileCheck %s
-
-  b  t
-
-# CHECK:      Iterations:        600
-# CHECK-NEXT: Instructions:      600
-# CHECK-NEXT: Total Cycles:      603
-# CHECK-NEXT: Total uOps:        600
-
-# CHECK:      Dispatch Width:    3
-# CHECK-NEXT: uOps Per Cycle:    1.00
-# CHECK-NEXT: IPC:               1.00
-# CHECK-NEXT: Block RThroughput: 1.0
-
-# CHECK:      Instruction Info:
-# CHECK-NEXT: [1]: #uOps
-# CHECK-NEXT: [2]: Latency
-# CHECK-NEXT: [3]: RThroughput
-# CHECK-NEXT: [4]: MayLoad
-# CHECK-NEXT: [5]: MayStore
-# CHECK-NEXT: [6]: HasSideEffects (U)
-
-# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    Instructions:
-# CHECK-NEXT:  1      1     1.00                        b	t
-
-# CHECK:      Resources:
-# CHECK-NEXT: [0]   - A57UnitB
-# CHECK-NEXT: [1.0] - A57UnitI
-# CHECK-NEXT: [1.1] - A57UnitI
-# CHECK-NEXT: [2]   - A57UnitL
-# CHECK-NEXT: [3]   - A57UnitM
-# CHECK-NEXT: [4]   - A57UnitS
-# CHECK-NEXT: [5]   - A57UnitW
-# CHECK-NEXT: [6]   - A57UnitX
-
-# CHECK:      Resource pressure per iteration:
-# CHECK-NEXT: [0]    [1.0]  [1.1]  [2]    [3]    [4]    [5]    [6]
-# CHECK-NEXT: 1.00    -      -      -      -      -      -      -
-
-# CHECK:      Resource pressure by instruction:
-# CHECK-NEXT: [0]    [1.0]  [1.1]  [2]    [3]    [4]    [5]    [6]    Instructions:
-# CHECK-NEXT: 1.00    -      -      -      -      -      -      -     b	t
-
-# CHECK:      Timeline view:
-# CHECK-NEXT: Index     0123456
-
-# CHECK:      [0,0]     DeER ..   b	t
-# CHECK-NEXT: [1,0]     D=eER..   b	t
-# CHECK-NEXT: [2,0]     D==eER.   b	t
-# CHECK-NEXT: [3,0]     .D==eER   b	t
-
-# CHECK:      Average Wait times (based on the timeline view):
-# CHECK-NEXT: [0]: Executions
-# CHECK-NEXT: [1]: Average time spent waiting in a scheduler's queue
-# CHECK-NEXT: [2]: Average time spent waiting in a scheduler's queue while ready
-# CHECK-NEXT: [3]: Average time elapsed from WB until retire stage
-
-# CHECK:            [0]    [1]    [2]    [3]
-# CHECK-NEXT: 0.     4     2.3    2.3    0.0       b	t

Removed: llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s?rev=349687&view=auto
==============================================================================
--- llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s (original)
+++ llvm/trunk/test/tools/llvm-mca/AArch64/CortexA57/shifted-register.s (removed)
@@ -1,31 +0,0 @@
-# NOTE: Assertions have been autogenerated by utils/update_mca_test_checks.py
-# RUN: llvm-mca -march=aarch64 -mcpu=cortex-a57 -resource-pressure=false < %s | FileCheck %s
-
-  add	w0, w1, w2, lsl #0
-  sub	x3, x4, x5, lsl #1
-  adds	x6, x7, x8, lsr #2
-  subs	x9, x10, x11, asr #3
-
-# CHECK:      Iterations:        100
-# CHECK-NEXT: Instructions:      400
-# CHECK-NEXT: Total Cycles:      304
-# CHECK-NEXT: Total uOps:        400
-
-# CHECK:      Dispatch Width:    3
-# CHECK-NEXT: uOps Per Cycle:    1.32
-# CHECK-NEXT: IPC:               1.32
-# CHECK-NEXT: Block RThroughput: 3.0
-
-# CHECK:      Instruction Info:
-# CHECK-NEXT: [1]: #uOps
-# CHECK-NEXT: [2]: Latency
-# CHECK-NEXT: [3]: RThroughput
-# CHECK-NEXT: [4]: MayLoad
-# CHECK-NEXT: [5]: MayStore
-# CHECK-NEXT: [6]: HasSideEffects (U)
-
-# CHECK:      [1]    [2]    [3]    [4]    [5]    [6]    Instructions:
-# CHECK-NEXT:  1      1     0.50                        add	w0, w1, w2
-# CHECK-NEXT:  1      2     1.00                        sub	x3, x4, x5, lsl #1
-# CHECK-NEXT:  1      2     1.00                        adds	x6, x7, x8, lsr #2
-# CHECK-NEXT:  1      2     1.00                        subs	x9, x10, x11, asr #3




More information about the llvm-commits mailing list