[PATCH] D52977: [RISCV] Introduce codegen patterns for instructions introduced in RV64I

Alex Bradbury via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Oct 22 01:21:44 PDT 2018

Previous message: [PATCH] D53424: Enable thread specific cl::opt values for multi-threaded support
Next message: [PATCH] D52977: [RISCV] Introduce codegen patterns for instructions introduced in RV64I
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

asb planned changes to this revision.
asb added a comment.

I have a number of changes implemented while I was travelling, and will update this patch series.


https://reviews.llvm.org/D52977

Previous message: [PATCH] D53424: Enable thread specific cl::opt values for multi-threaded support
Next message: [PATCH] D52977: [RISCV] Introduce codegen patterns for instructions introduced in RV64I
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list