[PATCH] D53306: [X86] Stop promoting integer loads to vXi64

[Craig Topper via Phabricator via llvm-commits]

craig.topper updated this revision to Diff 170345.
craig.topper added a comment.

Thread expected width into the constant pool shuffle decoders so we don't over decode the constant.


Repository:
  rL LLVM

https://reviews.llvm.org/D53306

Files:
  lib/Target/X86/X86ISelDAGToDAG.cpp
  lib/Target/X86/X86ISelLowering.cpp
  lib/Target/X86/X86InstrAVX512.td
  lib/Target/X86/X86InstrFragmentsSIMD.td
  lib/Target/X86/X86InstrSSE.td
  lib/Target/X86/X86InstrXOP.td
  lib/Target/X86/X86MCInstLower.cpp
  lib/Target/X86/X86ShuffleDecodeConstantPool.cpp
  lib/Target/X86/X86ShuffleDecodeConstantPool.h
  test/CodeGen/X86/avx-vperm2x128.ll
  test/CodeGen/X86/oddshuffles.ll
  test/CodeGen/X86/pshufb-mask-comments.ll
  test/CodeGen/X86/vector-extend-inreg.ll
  test/CodeGen/X86/vector-idiv-v2i32.ll
  test/CodeGen/X86/widened-broadcast.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D53306.170345.patch
Type: text/x-patch
Size: 176429 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181021/c826995b/attachment-0001.bin>