[PATCH] D53144: [MachineCSE][GlobalISel] Making sure MachineCSE works mid-GlobalISel (again)

Roman Tereshin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Oct 19 17:08:21 PDT 2018


This revision was automatically updated to reflect the committed changes.
Closed by commit rL344822: [MachineCSE][GlobalISel] Making sure MachineCSE works mid-GlobalISel (again) (authored by rtereshin, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D53144?vs=169233&id=170282#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D53144

Files:
  llvm/trunk/include/llvm/CodeGen/MachineRegisterInfo.h
  llvm/trunk/lib/CodeGen/MachineCSE.cpp
  llvm/trunk/lib/CodeGen/MachineRegisterInfo.cpp
  llvm/trunk/test/CodeGen/AArch64/GlobalISel/machine-cse-mid-pipeline.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D53144.170282.patch
Type: text/x-patch
Size: 9541 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181020/069f71d7/attachment-0001.bin>


More information about the llvm-commits mailing list