[PATCH] D52980: [X86][AVX1] Enable *_EXTEND_VECTOR_INREG lowering of 256-bit vectors

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon updated this revision to Diff 168696.
RKSimon added a comment.

rebased


Repository:
  rL LLVM

https://reviews.llvm.org/D52980

Files:
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/X86/avg.ll
  test/CodeGen/X86/cast-vsel.ll
  test/CodeGen/X86/madd.ll
  test/CodeGen/X86/pmaddubsw.ll
  test/CodeGen/X86/pr15267.ll
  test/CodeGen/X86/psubus.ll
  test/CodeGen/X86/shrink_vmul.ll
  test/CodeGen/X86/v8i1-masks.ll
  test/CodeGen/X86/vec_cast2.ll
  test/CodeGen/X86/vec_int_to_fp.ll
  test/CodeGen/X86/vector-sext.ll
  test/CodeGen/X86/vector-zext.ll
  test/CodeGen/X86/vselect-avx.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D52980.168696.patch
Type: text/x-patch
Size: 73624 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181008/e39cf48a/attachment.bin>