[PATCH] D52912: [SelectionDAG] allow FP binops in SimplifyDemandedVectorElts

[Sanjay Patel via Phabricator via llvm-commits]

spatel updated this revision to Diff 168491.
spatel added a comment.

Patch updated - no code changes, but:
Rebased after https://reviews.llvm.org/rL343858, so less noise from the SSE1/2 sched tests.

Side note about adding more ops, we'll need to audit our use of splat matching in the backend to avoid regressions as we make demanded-elts smarter. 
Example: https://reviews.llvm.org/rL343865


https://reviews.llvm.org/D52912

Files:
  lib/CodeGen/SelectionDAG/TargetLowering.cpp
  test/CodeGen/X86/avx-schedule.ll
  test/CodeGen/X86/avx512-hadd-hsub.ll
  test/CodeGen/X86/avx512-intrinsics-fast-isel.ll
  test/CodeGen/X86/sse41-schedule.ll
  test/CodeGen/X86/vector-shuffle-combining.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D52912.168491.patch
Type: text/x-patch
Size: 19540 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181005/b7f36f0b/attachment.bin>