[PATCH] D52912: [SelectionDAG] allow FP binops in SimplifyDemandedVectorElts

[Sanjay Patel via Phabricator via llvm-commits]

spatel created this revision.
spatel added reviewers: craig.topper, RKSimon.
Herald added a subscriber: mcrosier.

This is intended to make the backend on par with functionality that was added to the IR version of SimplifyDemandedVectorElts in:
https://reviews.llvm.org/rL343727
...and the original motivation is that we need to improve demanded-vector-elements in several ways to avoid problems that would be exposed in https://reviews.llvm.org/D51553.

There's an SSE1 regression related to movhpd that I'd prefer to defer because everything else looks like a win or neutral to me.


https://reviews.llvm.org/D52912

Files:
  lib/CodeGen/SelectionDAG/TargetLowering.cpp
  test/CodeGen/X86/avx-schedule.ll
  test/CodeGen/X86/avx512-hadd-hsub.ll
  test/CodeGen/X86/avx512-intrinsics-fast-isel.ll
  test/CodeGen/X86/sse-schedule.ll
  test/CodeGen/X86/sse2-schedule.ll
  test/CodeGen/X86/sse41-schedule.ll
  test/CodeGen/X86/vector-shuffle-combining.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D52912.168399.patch
Type: text/x-patch
Size: 43397 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20181004/7e109816/attachment.bin>