[PATCH] D51932: [AMDGPU] Fix-up cases where writelane has 2 SGPR operands

David Stuttard via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Sep 24 07:26:52 PDT 2018


dstuttard updated this revision to Diff 166681.
dstuttard added a comment.

Updated a mov to a copy as per review comment


Repository:
  rL LLVM

https://reviews.llvm.org/D51932

Files:
  lib/Target/AMDGPU/SIFixSGPRCopies.cpp
  lib/Target/AMDGPU/SIInstrInfo.cpp
  lib/Target/AMDGPU/SIInstrInfo.h
  lib/Target/AMDGPU/SIPeepholeSDWA.cpp
  test/CodeGen/AMDGPU/llvm.amdgcn.writelane.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D51932.166681.patch
Type: text/x-patch
Size: 9923 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180924/1cd47653/attachment.bin>


More information about the llvm-commits mailing list