[PATCH] D52216: [AArch64] Support adding X[8-15, 18] registers as CSRs.

[Tri Vo via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL342824: [AArch64] Support adding X[8-15,18] registers as CSRs. (authored by trong, committed by ).

Repository:
  rL LLVM

https://reviews.llvm.org/D52216

Files:
  llvm/trunk/lib/Target/AArch64/AArch64.td
  llvm/trunk/lib/Target/AArch64/AArch64CallLowering.cpp
  llvm/trunk/lib/Target/AArch64/AArch64FastISel.cpp
  llvm/trunk/lib/Target/AArch64/AArch64FrameLowering.cpp
  llvm/trunk/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/trunk/lib/Target/AArch64/AArch64RegisterInfo.cpp
  llvm/trunk/lib/Target/AArch64/AArch64RegisterInfo.h
  llvm/trunk/lib/Target/AArch64/AArch64Subtarget.cpp
  llvm/trunk/lib/Target/AArch64/AArch64Subtarget.h
  llvm/trunk/test/CodeGen/AArch64/arm64-custom-call-saved-reg.ll
  llvm/trunk/test/CodeGen/AArch64/arm64-reserve-call-saved-reg.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D52216.166618.patch
Type: text/x-patch
Size: 16355 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180922/fa8ec672/attachment.bin>