[PATCH] D48580: [AArch64] Support reserving x1-7 registers.

Tri Vo via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Sep 7 13:45:11 PDT 2018


trong added a comment.

Thank you all for your reviews! I don't have commit access. Could someone help me?


https://reviews.llvm.org/D48580





More information about the llvm-commits mailing list