[PATCH] D51482: [mips] Fix `mtc1` and `mfc1` definitions for microMIPS R6

[Simon Atanasyan via Phabricator via llvm-commits]

atanasyan created this revision.
atanasyan added reviewers: abeserminji, petarj, smaksimovic.
Herald added subscribers: jrtc27, arichardson, sdardis.

The `mtc1` and `mfc1` definitions in the MipsInstrFPU.td have MMRel, but do not have StdMMR6Rel tags. When these instructions are emitted for microMIPS https://reviews.llvm.org/source/compiler-rt/ targets, `Mips::MipsR62MicroMipsR6` nor `Mips::Std2MicroMipsR6` cannot find correct op-codes and as a result the backend uses mips32 variant of the instructions encoding.

The patch fixes this problem by adding the StdMMR6Rel tag and check instructions encoding in the test case.


Repository:
  rL LLVM

https://reviews.llvm.org/D51482

Files:
  lib/Target/Mips/MicroMips32r6InstrInfo.td
  lib/Target/Mips/MipsInstrFPU.td
  test/CodeGen/Mips/micromips-mtc-mfc.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D51482.163291.patch
Type: text/x-patch
Size: 4873 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180830/cb2dbd3d/attachment.bin>