[PATCH] D50833: [x86/MIR] Implement support for pre- and post-instruction symbols, as well as MIR parsing support for `MCSymbol` `MachineOperand`s.

[Chandler Carruth via Phabricator via llvm-commits]

chandlerc updated this revision to Diff 161115.
chandlerc marked an inline comment as done.
chandlerc added a comment.

Switch to a more conventional code pattern for the parsing based on code review.


Repository:
  rL LLVM

https://reviews.llvm.org/D50833

Files:
  llvm/docs/MIRLangRef.rst
  llvm/include/llvm/CodeGen/MachineInstr.h
  llvm/lib/CodeGen/AsmPrinter/AsmPrinter.cpp
  llvm/lib/CodeGen/MIRParser/MILexer.cpp
  llvm/lib/CodeGen/MIRParser/MILexer.h
  llvm/lib/CodeGen/MIRParser/MIParser.cpp
  llvm/lib/CodeGen/MIRPrinter.cpp
  llvm/lib/CodeGen/MachineInstr.cpp
  llvm/test/CodeGen/MIR/X86/instr-symbols-and-mcsymbol-operands.mir
  llvm/test/CodeGen/X86/instr-symbols.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D50833.161115.patch
Type: text/x-patch
Size: 24088 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180816/5be8ea7d/attachment.bin>