[PATCH] D49388: [DAG] Fix Memory ordering check in ReduceLoadOpStore.

Nirav Dave via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 16 10:33:00 PDT 2018


niravd created this revision.
niravd added reviewers: spatel, davide.
Herald added a subscriber: hiraditya.

When merging through a TokenFactor we need to check that the load may
be ordered such that no other aliasing memory operations may
happen. It is not sufficient to just check that the load is a member
of the chain token factor; we must check it is not an indirect check.

This fixes PR37826.


Repository:
  rL LLVM

https://reviews.llvm.org/D49388

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/test/CodeGen/X86/pr37826.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D49388.155714.patch
Type: text/x-patch
Size: 3926 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180716/76f336ad/attachment.bin>


More information about the llvm-commits mailing list