[llvm] r336780 - [NFC][InstCombine] Add variable names and regenerate icmp-logical.ll test.
Roman Lebedev via llvm-commits
llvm-commits at lists.llvm.org
Wed Jul 11 02:57:46 PDT 2018
Author: lebedevri
Date: Wed Jul 11 02:57:46 2018
New Revision: 336780
URL: http://llvm.org/viewvc/llvm-project?rev=336780&view=rev
Log:
[NFC][InstCombine] Add variable names and regenerate icmp-logical.ll test.
Modified:
llvm/trunk/test/Transforms/InstCombine/icmp-logical.ll
Modified: llvm/trunk/test/Transforms/InstCombine/icmp-logical.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/Transforms/InstCombine/icmp-logical.ll?rev=336780&r1=336779&r2=336780&view=diff
==============================================================================
--- llvm/trunk/test/Transforms/InstCombine/icmp-logical.ll (original)
+++ llvm/trunk/test/Transforms/InstCombine/icmp-logical.ll Wed Jul 11 02:57:46 2018
@@ -1,8 +1,9 @@
+; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -instcombine -S -o - %s | FileCheck %s
define i1 @masked_and_notallzeroes(i32 %A) {
; CHECK-LABEL: @masked_and_notallzeroes(
-; CHECK-NEXT: [[MASK1:%.*]] = and i32 %A, 7
+; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 7
; CHECK-NEXT: [[TST1:%.*]] = icmp ne i32 [[MASK1]], 0
; CHECK-NEXT: ret i1 [[TST1]]
;
@@ -16,7 +17,7 @@ define i1 @masked_and_notallzeroes(i32 %
define i1 @masked_or_allzeroes(i32 %A) {
; CHECK-LABEL: @masked_or_allzeroes(
-; CHECK-NEXT: [[MASK1:%.*]] = and i32 %A, 7
+; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 7
; CHECK-NEXT: [[TST1:%.*]] = icmp eq i32 [[MASK1]], 0
; CHECK-NEXT: ret i1 [[TST1]]
;
@@ -30,7 +31,7 @@ define i1 @masked_or_allzeroes(i32 %A) {
define i1 @masked_and_notallones(i32 %A) {
; CHECK-LABEL: @masked_and_notallones(
-; CHECK-NEXT: [[MASK1:%.*]] = and i32 %A, 7
+; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 7
; CHECK-NEXT: [[TST1:%.*]] = icmp ne i32 [[MASK1]], 7
; CHECK-NEXT: ret i1 [[TST1]]
;
@@ -44,7 +45,7 @@ define i1 @masked_and_notallones(i32 %A)
define i1 @masked_or_allones(i32 %A) {
; CHECK-LABEL: @masked_or_allones(
-; CHECK-NEXT: [[MASK1:%.*]] = and i32 %A, 7
+; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 7
; CHECK-NEXT: [[TST1:%.*]] = icmp eq i32 [[MASK1]], 7
; CHECK-NEXT: ret i1 [[TST1]]
;
@@ -58,8 +59,8 @@ define i1 @masked_or_allones(i32 %A) {
define i1 @masked_and_notA(i32 %A) {
; CHECK-LABEL: @masked_and_notA(
-; CHECK-NEXT: [[MASK2:%.*]] = and i32 %A, 39
-; CHECK-NEXT: [[TST2:%.*]] = icmp ne i32 [[MASK2]], %A
+; CHECK-NEXT: [[MASK2:%.*]] = and i32 [[A:%.*]], 39
+; CHECK-NEXT: [[TST2:%.*]] = icmp ne i32 [[MASK2]], [[A]]
; CHECK-NEXT: ret i1 [[TST2]]
;
%mask1 = and i32 %A, 7
@@ -72,8 +73,8 @@ define i1 @masked_and_notA(i32 %A) {
define i1 @masked_or_A(i32 %A) {
; CHECK-LABEL: @masked_or_A(
-; CHECK-NEXT: [[MASK2:%.*]] = and i32 %A, 39
-; CHECK-NEXT: [[TST2:%.*]] = icmp eq i32 [[MASK2]], %A
+; CHECK-NEXT: [[MASK2:%.*]] = and i32 [[A:%.*]], 39
+; CHECK-NEXT: [[TST2:%.*]] = icmp eq i32 [[MASK2]], [[A]]
; CHECK-NEXT: ret i1 [[TST2]]
;
%mask1 = and i32 %A, 7
@@ -86,9 +87,9 @@ define i1 @masked_or_A(i32 %A) {
define i1 @masked_or_allzeroes_notoptimised(i32 %A) {
; CHECK-LABEL: @masked_or_allzeroes_notoptimised(
-; CHECK-NEXT: [[MASK1:%.*]] = and i32 %A, 15
+; CHECK-NEXT: [[MASK1:%.*]] = and i32 [[A:%.*]], 15
; CHECK-NEXT: [[TST1:%.*]] = icmp eq i32 [[MASK1]], 0
-; CHECK-NEXT: [[MASK2:%.*]] = and i32 %A, 39
+; CHECK-NEXT: [[MASK2:%.*]] = and i32 [[A]], 39
; CHECK-NEXT: [[TST2:%.*]] = icmp eq i32 [[MASK2]], 0
; CHECK-NEXT: [[RES:%.*]] = or i1 [[TST1]], [[TST2]]
; CHECK-NEXT: ret i1 [[RES]]
@@ -103,7 +104,7 @@ define i1 @masked_or_allzeroes_notoptimi
define i1 @nomask_lhs(i32 %in) {
; CHECK-LABEL: @nomask_lhs(
-; CHECK-NEXT: [[MASKED:%.*]] = and i32 %in, 1
+; CHECK-NEXT: [[MASKED:%.*]] = and i32 [[IN:%.*]], 1
; CHECK-NEXT: [[TST2:%.*]] = icmp eq i32 [[MASKED]], 0
; CHECK-NEXT: ret i1 [[TST2]]
;
@@ -116,7 +117,7 @@ define i1 @nomask_lhs(i32 %in) {
define i1 @nomask_rhs(i32 %in) {
; CHECK-LABEL: @nomask_rhs(
-; CHECK-NEXT: [[MASKED:%.*]] = and i32 %in, 1
+; CHECK-NEXT: [[MASKED:%.*]] = and i32 [[IN:%.*]], 1
; CHECK-NEXT: [[TST1:%.*]] = icmp eq i32 [[MASKED]], 0
; CHECK-NEXT: ret i1 [[TST1]]
;
@@ -133,11 +134,11 @@ define i1 @fold_mask_cmps_to_false(i32 %
; CHECK-LABEL: @fold_mask_cmps_to_false(
; CHECK-NEXT: ret i1 false
;
- %1 = and i32 %x, 2147483647
- %2 = icmp eq i32 %1, 0
- %3 = icmp eq i32 %x, 2147483647
- %4 = and i1 %3, %2
- ret i1 %4
+ %tmp1 = and i32 %x, 2147483647
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = icmp eq i32 %x, 2147483647
+ %tmp4 = and i1 %tmp3, %tmp2
+ ret i1 %tmp4
}
; TODO: This test simplifies to a constant, so the functionality and test could be in InstSimplify.
@@ -146,19 +147,19 @@ define i1 @fold_mask_cmps_to_true(i32 %x
; CHECK-LABEL: @fold_mask_cmps_to_true(
; CHECK-NEXT: ret i1 true
;
- %1 = and i32 %x, 2147483647
- %2 = icmp ne i32 %1, 0
- %3 = icmp ne i32 %x, 2147483647
- %4 = or i1 %3, %2
- ret i1 %4
+ %tmp1 = and i32 %x, 2147483647
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = icmp ne i32 %x, 2147483647
+ %tmp4 = or i1 %tmp3, %tmp2
+ ret i1 %tmp4
}
; PR32401 - https://bugs.llvm.org/show_bug.cgi?id=32401
define i1 @cmpeq_bitwise(i8 %a, i8 %b, i8 %c, i8 %d) {
; CHECK-LABEL: @cmpeq_bitwise(
-; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i8 %a, %b
-; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i8 %c, %d
+; CHECK-NEXT: [[TMP1:%.*]] = icmp eq i8 [[A:%.*]], [[B:%.*]]
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i8 [[C:%.*]], [[D:%.*]]
; CHECK-NEXT: [[CMP:%.*]] = and i1 [[TMP1]], [[TMP2]]
; CHECK-NEXT: ret i1 [[CMP]]
;
@@ -171,8 +172,8 @@ define i1 @cmpeq_bitwise(i8 %a, i8 %b, i
define <2 x i1> @cmpne_bitwise(<2 x i64> %a, <2 x i64> %b, <2 x i64> %c, <2 x i64> %d) {
; CHECK-LABEL: @cmpne_bitwise(
-; CHECK-NEXT: [[TMP1:%.*]] = icmp ne <2 x i64> %a, %b
-; CHECK-NEXT: [[TMP2:%.*]] = icmp ne <2 x i64> %c, %d
+; CHECK-NEXT: [[TMP1:%.*]] = icmp ne <2 x i64> [[A:%.*]], [[B:%.*]]
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne <2 x i64> [[C:%.*]], [[D:%.*]]
; CHECK-NEXT: [[CMP:%.*]] = or <2 x i1> [[TMP1]], [[TMP2]]
; CHECK-NEXT: ret <2 x i1> [[CMP]]
;
@@ -186,52 +187,52 @@ define <2 x i1> @cmpne_bitwise(<2 x i64>
; ((X & 12) != 0 & (X & 3) == 1) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_0(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_0(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 12
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp eq i32 [[AND2]], 1
-; CHECK-NEXT: [[AND3:%.*]] = and i1 [[CMP1]], [[CMP2]]
-; CHECK-NEXT: ret i1 [[AND3]]
-;
- %1 = and i32 %x, 12
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp eq i32 %3, 1
- %5 = and i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 12
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 1
+; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP2]], [[TMP4]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp eq i32 %tmp3, 1
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 7) == 1) -> (X & 15) == 9
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_1(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_1(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 9
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp eq i32 %3, 1
- %5 = and i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 9
+; CHECK-NEXT: ret i1 [[TMP2]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp eq i32 %tmp3, 1
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 14) != 0 & (X & 3) == 1) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_1b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_1b(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 14
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp eq i32 [[AND2]], 1
-; CHECK-NEXT: [[AND3:%.*]] = and i1 [[CMP1]], [[CMP2]]
-; CHECK-NEXT: ret i1 [[AND3]]
-;
- %1 = and i32 %x, 14
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp eq i32 %3, 1
- %5 = and i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 14
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 1
+; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP2]], [[TMP4]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 14
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp eq i32 %tmp3, 1
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 3) != 0 & (X & 7) == 0) -> false
@@ -239,90 +240,90 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_2(
; CHECK-NEXT: ret i1 false
;
- %1 = and i32 %x, 3
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp eq i32 %3, 0
- %5 = and i1 %2, %4
- ret i1 %5
+ %tmp1 = and i32 %x, 3
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp eq i32 %tmp3, 0
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 7) == 0) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_3(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_3(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp eq i32 %3, 0
- %5 = and i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 8
+; CHECK-NEXT: ret i1 [[TMP2]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp eq i32 %tmp3, 0
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 3) == 0) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_3b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_3b(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp eq i32 [[AND2]], 0
-; CHECK-NEXT: [[AND3:%.*]] = and i1 [[CMP1]], [[CMP2]]
-; CHECK-NEXT: ret i1 [[AND3]]
-;
- %1 = and i32 %x, 15
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp eq i32 %3, 0
- %5 = and i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 0
+; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP2]], [[TMP4]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp eq i32 %tmp3, 0
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 255) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_4(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_4(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 255
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 255
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_5(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_5(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_6(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_6(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 7) != 0 & (X & 15) == 8) -> false
@@ -330,12 +331,12 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_7(
; CHECK-NEXT: ret i1 false
;
- %1 = and i32 %x, 7
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %2, %4
- ret i1 %5
+ %tmp1 = and i32 %x, 7
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 6) != 0 & (X & 15) == 8) -> false
@@ -343,66 +344,66 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_7b(
; CHECK-NEXT: ret i1 false
;
- %1 = and i32 %x, 6
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %2, %4
- ret i1 %5
+ %tmp1 = and i32 %x, 6
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 3) != 1) -> !((X & 12) != 0 & (X & 3) == 1)) ->
; no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_0(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_0(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 12
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp ne i32 [[AND2]], 1
-; CHECK-NEXT: [[OR1:%.*]] = or i1 [[CMP1]], [[CMP2]]
-; CHECK-NEXT: ret i1 [[OR1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp ne i32 %3, 1
- %5 = or i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 12
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 1
+; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP2]], [[TMP4]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp ne i32 %tmp3, 1
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 7) != 1) -> !((X & 12) != 0 & (X & 7) == 1) ->
; !((X & 15) == 9) -> (X & 15) != 9
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_1(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_1(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 9
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp ne i32 %3, 1
- %5 = or i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 9
+; CHECK-NEXT: ret i1 [[TMP2]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp ne i32 %tmp3, 1
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 14) == 0 | (X & 3) != 1) -> !((X & 14) != 0 & (X & 3) == 1) ->
; no change.
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_1b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_1b(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 14
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp ne i32 [[AND2]], 1
-; CHECK-NEXT: [[OR1:%.*]] = or i1 [[CMP1]], [[CMP2]]
-; CHECK-NEXT: ret i1 [[OR1]]
-;
- %1 = and i32 %x, 14
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp ne i32 %3, 1
- %5 = or i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 14
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 1
+; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP2]], [[TMP4]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 14
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp ne i32 %tmp3, 1
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 3) == 0 | (X & 7) != 0) -> !((X & 3) != 0 & (X & 7) == 0) ->
@@ -411,95 +412,95 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_2(
; CHECK-NEXT: ret i1 true
;
- %1 = and i32 %x, 3
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp ne i32 %3, 0
- %5 = or i1 %2, %4
- ret i1 %5
+ %tmp1 = and i32 %x, 3
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp ne i32 %tmp3, 0
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 7) != 0) -> !((X & 15) != 0 & (X & 7) == 0) ->
; !((X & 15) == 8) -> (X & 15) != 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_3(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_3(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp ne i32 %3, 0
- %5 = or i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 8
+; CHECK-NEXT: ret i1 [[TMP2]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp ne i32 %tmp3, 0
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 3) != 0) -> !((X & 15) != 0 & (X & 3) == 0) ->
; no change.
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_3b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_3b(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp ne i32 [[AND2]], 0
-; CHECK-NEXT: [[OR1:%.*]] = or i1 [[CMP1]], [[CMP2]]
-; CHECK-NEXT: ret i1 [[OR1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp ne i32 %3, 0
- %5 = or i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 0
+; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP2]], [[TMP4]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp ne i32 %tmp3, 0
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 255) == 0 | (X & 15) != 8) -> !(((X & 255) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8)
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_4(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_4(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 255
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 255
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 15) != 8) -> !(((X & 15) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8)
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_5(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_5(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 15) != 8) -> !(((X & 12) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_6(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_6(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %2, %4
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 7) == 0 | (X & 15) != 8) -> !(((X & 7) != 0 & (X & 15) == 8)) ->
@@ -508,12 +509,12 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_7(
; CHECK-NEXT: ret i1 true
;
- %1 = and i32 %x, 7
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %2, %4
- ret i1 %5
+ %tmp1 = and i32 %x, 7
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 6) == 0 | (X & 15) != 8) -> !(((X & 6) != 0 & (X & 15) == 8)) ->
@@ -522,64 +523,64 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_7b(
; CHECK-NEXT: ret i1 true
;
- %1 = and i32 %x, 6
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %2, %4
- ret i1 %5
+ %tmp1 = and i32 %x, 6
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp2, %tmp4
+ ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 3) == 1) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_0(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_0(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 12
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp eq i32 [[AND2]], 1
-; CHECK-NEXT: [[AND3:%.*]] = and i1 [[CMP2]], [[CMP1]]
-; CHECK-NEXT: ret i1 [[AND3]]
-;
- %1 = and i32 %x, 12
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp eq i32 %3, 1
- %5 = and i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 12
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 1
+; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP4]], [[TMP2]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp eq i32 %tmp3, 1
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 7) == 1) -> (X & 15) == 9
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_1(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_1(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 9
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp eq i32 %3, 1
- %5 = and i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 9
+; CHECK-NEXT: ret i1 [[TMP2]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp eq i32 %tmp3, 1
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 14) != 0 & (X & 3) == 1) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_1b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_1b(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 14
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp eq i32 [[AND2]], 1
-; CHECK-NEXT: [[AND3:%.*]] = and i1 [[CMP2]], [[CMP1]]
-; CHECK-NEXT: ret i1 [[AND3]]
-;
- %1 = and i32 %x, 14
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp eq i32 %3, 1
- %5 = and i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 14
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 1
+; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP4]], [[TMP2]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 14
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp eq i32 %tmp3, 1
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 3) != 0 & (X & 7) == 0) -> false
@@ -587,90 +588,90 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_2(
; CHECK-NEXT: ret i1 false
;
- %1 = and i32 %x, 3
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp eq i32 %3, 0
- %5 = and i1 %4, %2
- ret i1 %5
+ %tmp1 = and i32 %x, 3
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp eq i32 %tmp3, 0
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 7) == 0) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_3(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_3(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp eq i32 %3, 0
- %5 = and i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 8
+; CHECK-NEXT: ret i1 [[TMP2]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp eq i32 %tmp3, 0
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 3) == 0) -> no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_3b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_3b(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp eq i32 [[AND2]], 0
-; CHECK-NEXT: [[AND3:%.*]] = and i1 [[CMP2]], [[CMP1]]
-; CHECK-NEXT: ret i1 [[AND3]]
-;
- %1 = and i32 %x, 15
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp eq i32 %3, 0
- %5 = and i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 0
+; CHECK-NEXT: [[TMP5:%.*]] = and i1 [[TMP4]], [[TMP2]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp eq i32 %tmp3, 0
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 255) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_4(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_4(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 255
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 255
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 15) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_5(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_5(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 12) != 0 & (X & 15) == 8) -> (X & 15) == 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_swapped_6(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_6(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp eq i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 7) != 0 & (X & 15) == 8) -> false
@@ -678,12 +679,12 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_7(
; CHECK-NEXT: ret i1 false
;
- %1 = and i32 %x, 7
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %4, %2
- ret i1 %5
+ %tmp1 = and i32 %x, 7
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 6) != 0 & (X & 15) == 8) -> false
@@ -691,66 +692,66 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_swapped_7b(
; CHECK-NEXT: ret i1 false
;
- %1 = and i32 %x, 6
- %2 = icmp ne i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp eq i32 %3, 8
- %5 = and i1 %4, %2
- ret i1 %5
+ %tmp1 = and i32 %x, 6
+ %tmp2 = icmp ne i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp eq i32 %tmp3, 8
+ %tmp5 = and i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 3) != 1) -> !((X & 12) != 0 & (X & 3) == 1)) ->
; no change
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_0(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_0(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 12
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp ne i32 [[AND2]], 1
-; CHECK-NEXT: [[OR1:%.*]] = or i1 [[CMP2]], [[CMP1]]
-; CHECK-NEXT: ret i1 [[OR1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp ne i32 %3, 1
- %5 = or i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 12
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 1
+; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP4]], [[TMP2]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp ne i32 %tmp3, 1
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 7) != 1) -> !((X & 12) != 0 & (X & 7) == 1) ->
; !((X & 15) == 9) -> (X & 15) != 9
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_1(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_1(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 9
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp ne i32 %3, 1
- %5 = or i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 9
+; CHECK-NEXT: ret i1 [[TMP2]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp ne i32 %tmp3, 1
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 14) == 0 | (X & 3) != 1) -> !((X & 14) != 0 & (X & 3) == 1) ->
; no change.
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_1b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_1b(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 14
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp ne i32 [[AND2]], 1
-; CHECK-NEXT: [[OR1:%.*]] = or i1 [[CMP2]], [[CMP1]]
-; CHECK-NEXT: ret i1 [[OR1]]
-;
- %1 = and i32 %x, 14
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp ne i32 %3, 1
- %5 = or i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 14
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 1
+; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP4]], [[TMP2]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 14
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp ne i32 %tmp3, 1
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 3) == 0 | (X & 7) != 0) -> !((X & 3) != 0 & (X & 7) == 0) ->
@@ -759,95 +760,95 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_2(
; CHECK-NEXT: ret i1 true
;
- %1 = and i32 %x, 3
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp ne i32 %3, 0
- %5 = or i1 %4, %2
- ret i1 %5
+ %tmp1 = and i32 %x, 3
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp ne i32 %tmp3, 0
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 7) != 0) -> !((X & 15) != 0 & (X & 7) == 0) ->
; !((X & 15) == 8) -> (X & 15) != 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_3(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_3(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 7
- %4 = icmp ne i32 %3, 0
- %5 = or i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp ne i32 [[TMP1]], 8
+; CHECK-NEXT: ret i1 [[TMP2]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 7
+ %tmp4 = icmp ne i32 %tmp3, 0
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 3) != 0) -> !((X & 15) != 0 & (X & 3) == 0) ->
; no change.
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_3b(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_3b(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp eq i32 [[AND1]], 0
-; CHECK-NEXT: [[AND2:%.*]] = and i32 %x, 3
-; CHECK-NEXT: [[CMP2:%.*]] = icmp ne i32 [[AND2]], 0
-; CHECK-NEXT: [[OR1:%.*]] = or i1 [[CMP2]], [[CMP1]]
-; CHECK-NEXT: ret i1 [[OR1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 3
- %4 = icmp ne i32 %3, 0
- %5 = or i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP1:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP2:%.*]] = icmp eq i32 [[TMP1]], 0
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X]], 3
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 0
+; CHECK-NEXT: [[TMP5:%.*]] = or i1 [[TMP4]], [[TMP2]]
+; CHECK-NEXT: ret i1 [[TMP5]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 3
+ %tmp4 = icmp ne i32 %tmp3, 0
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 255) == 0 | (X & 15) != 8) -> !(((X & 255) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8)
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_4(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_4(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 255
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 255
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 15) == 0 | (X & 15) != 8) -> !(((X & 15) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8)
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_5(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_5(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 15
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 15
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 12) == 0 | (X & 15) != 8) -> !(((X & 12) != 0 & (X & 15) == 8)) ->
; !((X & 15) == 8) -> ((X & 15) != 8
define i1 @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_6(i32 %x) {
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_6(
-; CHECK-NEXT: [[AND1:%.*]] = and i32 %x, 15
-; CHECK-NEXT: [[CMP1:%.*]] = icmp ne i32 [[AND1]], 8
-; CHECK-NEXT: ret i1 [[CMP1]]
-;
- %1 = and i32 %x, 12
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %4, %2
- ret i1 %5
+; CHECK-NEXT: [[TMP3:%.*]] = and i32 [[X:%.*]], 15
+; CHECK-NEXT: [[TMP4:%.*]] = icmp ne i32 [[TMP3]], 8
+; CHECK-NEXT: ret i1 [[TMP4]]
+;
+ %tmp1 = and i32 %x, 12
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 7) == 0 | (X & 15) != 8) -> !(((X & 7) != 0 & (X & 15) == 8)) ->
@@ -856,12 +857,12 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_7(
; CHECK-NEXT: ret i1 true
;
- %1 = and i32 %x, 7
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %4, %2
- ret i1 %5
+ %tmp1 = and i32 %x, 7
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
; ((X & 6) == 0 | (X & 15) != 8) -> !(((X & 6) != 0 & (X & 15) == 8)) ->
@@ -870,10 +871,10 @@ define i1 @masked_icmps_mask_notallzeros
; CHECK-LABEL: @masked_icmps_mask_notallzeros_bmask_mixed_negated_swapped_7b(
; CHECK-NEXT: ret i1 true
;
- %1 = and i32 %x, 6
- %2 = icmp eq i32 %1, 0
- %3 = and i32 %x, 15
- %4 = icmp ne i32 %3, 8
- %5 = or i1 %4, %2
- ret i1 %5
+ %tmp1 = and i32 %x, 6
+ %tmp2 = icmp eq i32 %tmp1, 0
+ %tmp3 = and i32 %x, 15
+ %tmp4 = icmp ne i32 %tmp3, 8
+ %tmp5 = or i1 %tmp4, %tmp2
+ ret i1 %tmp5
}
More information about the llvm-commits
mailing list