[PATCH] D48198: AMDGPU/GlobalISel: Default to using TableGen'd instruction selector

Tom Stellard via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Jun 21 20:09:25 PDT 2018


This revision was automatically updated to reflect the committed changes.
Closed by commit rL335319: AMDGPU/GlobalISel: Default to using TableGen'd instruction selector (authored by tstellar, committed by ).

Repository:
  rL LLVM

https://reviews.llvm.org/D48198

Files:
  llvm/trunk/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp


Index: llvm/trunk/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
===================================================================
--- llvm/trunk/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
+++ llvm/trunk/lib/Target/AMDGPU/AMDGPUInstructionSelector.cpp
@@ -536,13 +536,6 @@
 
   switch (I.getOpcode()) {
   default:
-    break;
-  case TargetOpcode::G_ASHR:
-  case TargetOpcode::G_SITOFP:
-  case TargetOpcode::G_FMUL:
-  case TargetOpcode::G_FADD:
-  case TargetOpcode::G_FPTOUI:
-  case TargetOpcode::G_OR:
     return selectImpl(I, CoverageInfo);
   case TargetOpcode::G_ADD:
     return selectG_ADD(I);


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D48198.152426.patch
Type: text/x-patch
Size: 615 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180622/f305ad99/attachment.bin>


More information about the llvm-commits mailing list