[llvm] r335202 - [RISC-V] Fix a test case to not include label names as those aren't

Chandler Carruth via llvm-commits llvm-commits at lists.llvm.org
Wed Jun 20 22:42:05 PDT 2018


Author: chandlerc
Date: Wed Jun 20 22:42:05 2018
New Revision: 335202

URL: http://llvm.org/viewvc/llvm-project?rev=335202&view=rev
Log:
[RISC-V] Fix a test case to not include label names as those aren't
stable in non-asserts builds. This fixes a test failure in release
config.

Modified:
    llvm/trunk/test/CodeGen/RISCV/indirectbr.ll

Modified: llvm/trunk/test/CodeGen/RISCV/indirectbr.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/RISCV/indirectbr.ll?rev=335202&r1=335201&r2=335202&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/RISCV/indirectbr.ll (original)
+++ llvm/trunk/test/CodeGen/RISCV/indirectbr.ll Wed Jun 20 22:42:05 2018
@@ -8,7 +8,7 @@ define i32 @indirectbr(i8* %target) noun
 ; RV32I-NEXT:    addi sp, sp, -16
 ; RV32I-NEXT:    sw ra, 12(sp)
 ; RV32I-NEXT:    jr a0
-; RV32I-NEXT:  .LBB0_1: # %ret
+; RV32I-NEXT:  .LBB0_1:
 ; RV32I-NEXT:    mv a0, zero
 ; RV32I-NEXT:    lw ra, 12(sp)
 ; RV32I-NEXT:    addi sp, sp, 16
@@ -26,7 +26,7 @@ define i32 @indirectbr_with_offset(i8* %
 ; RV32I-NEXT:    addi sp, sp, -16
 ; RV32I-NEXT:    sw ra, 12(sp)
 ; RV32I-NEXT:    jalr zero, a0, 1380
-; RV32I-NEXT:  .LBB1_1: # %ret
+; RV32I-NEXT:  .LBB1_1:
 ; RV32I-NEXT:    mv a0, zero
 ; RV32I-NEXT:    lw ra, 12(sp)
 ; RV32I-NEXT:    addi sp, sp, 16




More information about the llvm-commits mailing list