[PATCH] D48085: [DAGCombiner] restrict (float)((int) f) --> ftrunc with no-signed-zeros

[Sanjay Patel via Phabricator via llvm-commits]

spatel updated this revision to Diff 151965.
spatel added a comment.

Patch updated:
Added a 'TODO' comment about using a FABS-based sequence if we can't ignore -0.0.


https://reviews.llvm.org/D48085

Files:
  lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  test/CodeGen/AArch64/ftrunc.ll
  test/CodeGen/PowerPC/fp-int128-fp-combine.ll
  test/CodeGen/PowerPC/fp-to-int-to-fp.ll
  test/CodeGen/PowerPC/ftrunc-vec.ll
  test/CodeGen/PowerPC/no-extra-fp-conv-ldst.ll
  test/CodeGen/X86/2011-10-19-widen_vselect.ll
  test/CodeGen/X86/avx-cvttp2si.ll
  test/CodeGen/X86/ftrunc.ll
  test/CodeGen/X86/sse-cvttp2si.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D48085.151965.patch
Type: text/x-patch
Size: 15588 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180619/94d27938/attachment.bin>