[PATCH] D47791: Initial support for Hexagon target.

[Sid Manning via Phabricator via llvm-commits]

sidneym created this revision.
sidneym added reviewers: ruiu, shankar.easwaran, kparzysz, bcahoon.
sidneym added a project: lld.
Herald added subscribers: MaskRay, arichardson, mgorny, emaste.
Herald added a reviewer: espindola.

Support B22_PCREL relocation along with a simple test.

I'm also working on a llvmSupport patch that will detail the instruction set encoding.  Many of Hexagon's instructions have immediates that are peppered throughout the word makeing application of fixups tedious since the same relocation fixup may need to be placed in different bits depending on the instruction.  That change will be made in llvmSupport so that both lld and llvm-rtdyld can share encoding information.


Repository:
  rLLD LLVM Linker

https://reviews.llvm.org/D47791

Files:
  ELF/Arch/Hexagon.cpp
  ELF/CMakeLists.txt
  ELF/Target.cpp
  ELF/Target.h
  test/ELF/Inputs/hexagon.s
  test/ELF/hexagon.s
  test/lit.cfg.py

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D47791.149991.patch
Type: text/x-patch
Size: 4715 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180605/3b138fa1/attachment.bin>