[PATCH] D44548: [DAGCombiner] Expand combining of FP logical operations to sign-setting FP operations

[Nemanja Ivanovic via Phabricator via llvm-commits]

nemanjai updated this revision to Diff 149236.
nemanjai added a comment.

Updated the test to include invalid (non-splat) values as well as undefs as part of the splat.


Repository:
  rL LLVM

https://reviews.llvm.org/D44548

Files:
  lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  lib/Target/PowerPC/PPCISelLowering.cpp
  lib/Target/PowerPC/PPCISelLowering.h
  test/CodeGen/PowerPC/float-logic-ops.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D44548.149236.patch
Type: text/x-patch
Size: 10267 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180531/a39b579b/attachment.bin>