[PATCH] D47362: [X86][Sched] Add InstRW for CLC on Intel after SNB.

Clement Courbet via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri May 25 08:30:56 PDT 2018


courbet added a comment.

Thanks. Now I'll guess I'll go fix the WriteZero definition, that has one uop and latency 1 because that's the default :(


Repository:
  rL LLVM

https://reviews.llvm.org/D47362





More information about the llvm-commits mailing list