[PATCH] D47316: [mips] Support 64-bit offsets for lb/sb/ld/sd/lld ... instructions

[Simon Atanasyan via Phabricator via llvm-commits]

atanasyan created this revision.
atanasyan added a reviewer: sdardis.
Herald added a subscriber: arichardson.

The `MipsAsmParser::loadImmediate` can load immediates of various sizes into a register. Idea of this change is to use `loadImmediate` in the `MipsAsmParser::expandMemInst` method to load offset into a register and then call required load/store instruction.

The patch removes separate `expandLoadInst` and `expandStoreInst` methods and does everything in the `expandMemInst` method to escape code duplication.


Repository:
  rL LLVM

https://reviews.llvm.org/D47316

Files:
  lib/Target/Mips/AsmParser/MipsAsmParser.cpp
  test/MC/Mips/mips64-expansions.s
  test/MC/Mips/mips64r5/invalid.s
  test/MC/Mips/mips64r5/valid.s
  test/MC/Mips/mips64r6/invalid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D47316.148374.patch
Type: text/x-patch
Size: 19003 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180524/9f098a75/attachment.bin>