[PATCH] D45022: [X86] Mark all byval parameters as aliased

[Jeremy Morse via Phabricator via llvm-commits]

jmorse updated this revision to Diff 141811.
jmorse added a reviewer: craig.topper.
jmorse added a comment.

Added regression test and craig.topper as reviewer; Hi Craig, this is a fix for https://bugs.llvm.org/show_bug.cgi?id=30290 which has gone quiet. The tl;dr is that without isAliased=true for byval argument stack slots, the instruction scheduler doesn't know the byval stack slot is aliased by an IR Value, and can illegally re-order frameindex-based and Value-based memory accesses of the same location, as demonstrated in PR and added regression test.


https://reviews.llvm.org/D45022

Files:
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/X86/pr30290.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D45022.141811.patch
Type: text/x-patch
Size: 5561 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180410/7fb0830e/attachment.bin>