[PATCH] D42377: [CodeGen] Use MIR syntax for MachineMemOperand printing

[Francis Visoiu Mistrih via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL327580: [CodeGen] Use MIR syntax for MachineMemOperand printing (authored by thegameg, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D42377?vs=138408&id=138456#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D42377

Files:
  llvm/trunk/include/llvm/CodeGen/MachineMemOperand.h
  llvm/trunk/lib/CodeGen/MIRPrinter.cpp
  llvm/trunk/lib/CodeGen/MachineInstr.cpp
  llvm/trunk/lib/CodeGen/MachineOperand.cpp
  llvm/trunk/lib/CodeGen/SelectionDAG/SelectionDAGDumper.cpp
  llvm/trunk/test/CodeGen/AArch64/GlobalISel/arm64-fallback.ll
  llvm/trunk/test/CodeGen/AArch64/aarch64-stp-cluster.ll
  llvm/trunk/test/CodeGen/AArch64/arm64-misched-memdep-bug.ll
  llvm/trunk/test/CodeGen/AMDGPU/extload-align.ll
  llvm/trunk/test/CodeGen/ARM/2012-06-12-SchedMemLatency.ll
  llvm/trunk/test/CodeGen/ARM/ldrd-memoper.ll
  llvm/trunk/test/CodeGen/ARM/misched-int-basic-thumb2.mir
  llvm/trunk/test/CodeGen/ARM/single-issue-r52.mir
  llvm/trunk/test/CodeGen/Hexagon/post-inc-aa-metadata.ll
  llvm/trunk/test/CodeGen/PowerPC/byval-agg-info.ll
  llvm/trunk/test/CodeGen/PowerPC/combine_loads_from_build_pair.ll
  llvm/trunk/test/CodeGen/PowerPC/unal-vec-negarith.ll
  llvm/trunk/test/CodeGen/X86/GlobalISel/x86_64-fallback.ll
  llvm/trunk/test/CodeGen/X86/merge-store-partially-alias-loads.ll
  llvm/trunk/test/CodeGen/X86/stack-protector-weight.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D42377.138456.patch
Type: text/x-patch
Size: 42326 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180314/67d1045c/attachment.bin>