[llvm] r325190 - [X86] Reverse the operand order of invlpga in at&t syntax to match gas.
Craig Topper via llvm-commits
llvm-commits at lists.llvm.org
Wed Feb 14 15:53:22 PST 2018
Author: ctopper
Date: Wed Feb 14 15:53:21 2018
New Revision: 325190
URL: http://llvm.org/viewvc/llvm-project?rev=325190&view=rev
Log:
[X86] Reverse the operand order of invlpga in at&t syntax to match gas.
Modified:
llvm/trunk/lib/Target/X86/X86InstrSVM.td
llvm/trunk/test/CodeGen/X86/schedule-x86_64.ll
llvm/trunk/test/MC/X86/SVM-32.s
llvm/trunk/test/MC/X86/SVM-64.s
llvm/trunk/test/MC/X86/x86-32-coverage.s
llvm/trunk/test/MC/X86/x86-32.s
Modified: llvm/trunk/lib/Target/X86/X86InstrSVM.td
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/X86/X86InstrSVM.td?rev=325190&r1=325189&r2=325190&view=diff
==============================================================================
--- llvm/trunk/lib/Target/X86/X86InstrSVM.td (original)
+++ llvm/trunk/lib/Target/X86/X86InstrSVM.td Wed Feb 14 15:53:21 2018
@@ -56,8 +56,8 @@ def VMSAVE64 : I<0x01, MRM_DB, (outs), (
// 0F 01 DF
let Uses = [EAX, ECX] in
def INVLPGA32 : I<0x01, MRM_DF, (outs), (ins),
- "invlpga\t{%ecx, %eax|eax, ecx}", [], IIC_INVLPG>, TB, Requires<[Not64BitMode]>;
+ "invlpga\t{%eax, %ecx|eax, ecx}", [], IIC_INVLPG>, TB, Requires<[Not64BitMode]>;
let Uses = [RAX, ECX] in
def INVLPGA64 : I<0x01, MRM_DF, (outs), (ins),
- "invlpga\t{%ecx, %rax|rax, ecx}", [], IIC_INVLPG>, TB, Requires<[In64BitMode]>;
+ "invlpga\t{%rax, %ecx|rax, ecx}", [], IIC_INVLPG>, TB, Requires<[In64BitMode]>;
} // SchedRW
Modified: llvm/trunk/test/CodeGen/X86/schedule-x86_64.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/X86/schedule-x86_64.ll?rev=325190&r1=325189&r2=325190&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/X86/schedule-x86_64.ll (original)
+++ llvm/trunk/test/CodeGen/X86/schedule-x86_64.ll Wed Feb 14 15:53:21 2018
@@ -6740,7 +6740,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; GENERIC: # %bb.0:
; GENERIC-NEXT: #APP
; GENERIC-NEXT: invlpg (%rdi) # sched: [100:0.33]
-; GENERIC-NEXT: invlpga %ecx, %rax # sched: [100:0.33]
+; GENERIC-NEXT: invlpga %rax, %ecx # sched: [100:0.33]
; GENERIC-NEXT: #NO_APP
; GENERIC-NEXT: retq # sched: [1:1.00]
;
@@ -6748,7 +6748,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; ATOM: # %bb.0:
; ATOM-NEXT: #APP
; ATOM-NEXT: invlpg (%rdi) # sched: [71:35.50]
-; ATOM-NEXT: invlpga %ecx, %rax # sched: [71:35.50]
+; ATOM-NEXT: invlpga %rax, %ecx # sched: [71:35.50]
; ATOM-NEXT: #NO_APP
; ATOM-NEXT: retq # sched: [79:39.50]
;
@@ -6756,7 +6756,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; SLM: # %bb.0:
; SLM-NEXT: #APP
; SLM-NEXT: invlpg (%rdi) # sched: [100:1.00]
-; SLM-NEXT: invlpga %ecx, %rax # sched: [100:1.00]
+; SLM-NEXT: invlpga %rax, %ecx # sched: [100:1.00]
; SLM-NEXT: #NO_APP
; SLM-NEXT: retq # sched: [4:1.00]
;
@@ -6764,7 +6764,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; SANDY: # %bb.0:
; SANDY-NEXT: #APP
; SANDY-NEXT: invlpg (%rdi) # sched: [100:0.33]
-; SANDY-NEXT: invlpga %ecx, %rax # sched: [100:0.33]
+; SANDY-NEXT: invlpga %rax, %ecx # sched: [100:0.33]
; SANDY-NEXT: #NO_APP
; SANDY-NEXT: retq # sched: [1:1.00]
;
@@ -6772,7 +6772,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; HASWELL: # %bb.0:
; HASWELL-NEXT: #APP
; HASWELL-NEXT: invlpg (%rdi) # sched: [100:0.25]
-; HASWELL-NEXT: invlpga %ecx, %rax # sched: [100:0.25]
+; HASWELL-NEXT: invlpga %rax, %ecx # sched: [100:0.25]
; HASWELL-NEXT: #NO_APP
; HASWELL-NEXT: retq # sched: [7:1.00]
;
@@ -6780,7 +6780,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; BROADWELL: # %bb.0:
; BROADWELL-NEXT: #APP
; BROADWELL-NEXT: invlpg (%rdi) # sched: [100:0.25]
-; BROADWELL-NEXT: invlpga %ecx, %rax # sched: [100:0.25]
+; BROADWELL-NEXT: invlpga %rax, %ecx # sched: [100:0.25]
; BROADWELL-NEXT: #NO_APP
; BROADWELL-NEXT: retq # sched: [7:1.00]
;
@@ -6788,7 +6788,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; SKYLAKE: # %bb.0:
; SKYLAKE-NEXT: #APP
; SKYLAKE-NEXT: invlpg (%rdi) # sched: [100:0.25]
-; SKYLAKE-NEXT: invlpga %ecx, %rax # sched: [100:0.25]
+; SKYLAKE-NEXT: invlpga %rax, %ecx # sched: [100:0.25]
; SKYLAKE-NEXT: #NO_APP
; SKYLAKE-NEXT: retq # sched: [7:1.00]
;
@@ -6796,7 +6796,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; SKX: # %bb.0:
; SKX-NEXT: #APP
; SKX-NEXT: invlpg (%rdi) # sched: [100:0.25]
-; SKX-NEXT: invlpga %ecx, %rax # sched: [100:0.25]
+; SKX-NEXT: invlpga %rax, %ecx # sched: [100:0.25]
; SKX-NEXT: #NO_APP
; SKX-NEXT: retq # sched: [7:1.00]
;
@@ -6804,7 +6804,7 @@ define void @test_invlpg_invlpga(i8 *%a0
; BTVER2: # %bb.0:
; BTVER2-NEXT: #APP
; BTVER2-NEXT: invlpg (%rdi) # sched: [100:0.17]
-; BTVER2-NEXT: invlpga %ecx, %rax # sched: [100:0.17]
+; BTVER2-NEXT: invlpga %rax, %ecx # sched: [100:0.17]
; BTVER2-NEXT: #NO_APP
; BTVER2-NEXT: retq # sched: [4:1.00]
;
@@ -6812,10 +6812,10 @@ define void @test_invlpg_invlpga(i8 *%a0
; ZNVER1: # %bb.0:
; ZNVER1-NEXT: #APP
; ZNVER1-NEXT: invlpg (%rdi) # sched: [100:?]
-; ZNVER1-NEXT: invlpga %ecx, %rax # sched: [100:?]
+; ZNVER1-NEXT: invlpga %rax, %ecx # sched: [100:?]
; ZNVER1-NEXT: #NO_APP
; ZNVER1-NEXT: retq # sched: [1:0.50]
- tail call void asm sideeffect "invlpg $0 \0A\09 invlpga %ecx, %rax", "*m"(i8 *%a0) nounwind
+ tail call void asm sideeffect "invlpg $0 \0A\09 invlpga %rax, %ecx", "*m"(i8 *%a0) nounwind
ret void
}
Modified: llvm/trunk/test/MC/X86/SVM-32.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/X86/SVM-32.s?rev=325190&r1=325189&r2=325190&view=diff
==============================================================================
--- llvm/trunk/test/MC/X86/SVM-32.s (original)
+++ llvm/trunk/test/MC/X86/SVM-32.s Wed Feb 14 15:53:21 2018
@@ -4,9 +4,9 @@
// CHECK: encoding: [0x0f,0x01,0xdd]
clgi
-// CHECK: invlpga %ecx, %eax
+// CHECK: invlpga %eax, %ecx
// CHECK: encoding: [0x0f,0x01,0xdf]
-invlpga %ecx, %eax
+invlpga %eax, %ecx
// CHECK: skinit %eax
// CHECK: encoding: [0x0f,0x01,0xde]
Modified: llvm/trunk/test/MC/X86/SVM-64.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/X86/SVM-64.s?rev=325190&r1=325189&r2=325190&view=diff
==============================================================================
--- llvm/trunk/test/MC/X86/SVM-64.s (original)
+++ llvm/trunk/test/MC/X86/SVM-64.s Wed Feb 14 15:53:21 2018
@@ -4,9 +4,9 @@
// CHECK: encoding: [0x0f,0x01,0xdd]
clgi
-// CHECK: invlpga %ecx, %rax
+// CHECK: invlpga %rax, %ecx
// CHECK: encoding: [0x0f,0x01,0xdf]
-invlpga %ecx, %rax
+invlpga %rax, %ecx
// CHECK: skinit %eax
// CHECK: encoding: [0x0f,0x01,0xde]
Modified: llvm/trunk/test/MC/X86/x86-32-coverage.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/X86/x86-32-coverage.s?rev=325190&r1=325189&r2=325190&view=diff
==============================================================================
--- llvm/trunk/test/MC/X86/x86-32-coverage.s (original)
+++ llvm/trunk/test/MC/X86/x86-32-coverage.s Wed Feb 14 15:53:21 2018
@@ -10532,8 +10532,8 @@
// CHECK: skinit %eax
skinit %eax
-// CHECK: invlpga %ecx, %eax
- invlpga %ecx, %eax
+// CHECK: invlpga %eax, %ecx
+ invlpga %eax, %ecx
// CHECK: blendvps %xmm0, (%eax), %xmm1 # encoding: [0x66,0x0f,0x38,0x14,0x08]
blendvps (%eax), %xmm1
Modified: llvm/trunk/test/MC/X86/x86-32.s
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/MC/X86/x86-32.s?rev=325190&r1=325189&r2=325190&view=diff
==============================================================================
--- llvm/trunk/test/MC/X86/x86-32.s (original)
+++ llvm/trunk/test/MC/X86/x86-32.s Wed Feb 14 15:53:21 2018
@@ -65,8 +65,8 @@
skinit %eax
// CHECK: skinit %eax
// CHECK: encoding: [0x0f,0x01,0xde]
- invlpga %ecx, %eax
-// CHECK: invlpga %ecx, %eax
+ invlpga %eax, %ecx
+// CHECK: invlpga %eax, %ecx
// CHECK: encoding: [0x0f,0x01,0xdf]
rdtscp
More information about the llvm-commits
mailing list