[PATCH] D43268: [NVPTX] Make tensor load/store intrinsics overloaded.
Artem Belevich via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Feb 13 16:30:30 PST 2018
tra created this revision.
tra added a reviewer: jlebar.
Herald added subscribers: hiraditya, sanjoy, jholewinski.
This way we can support address-space specific variants without explicitly encoding the space in the name of the intrinsic. Less intrinsics to deal with -> less boilerplate.
Added a bit of tablegen magic to match/replace an intrinsics with a pointer argument in particular address space with the space-specific instruction variant.
Updated tests to use non-default address spaces.
-------------- next part --------------
A non-text attachment was scrubbed...
Size: 27228 bytes
Desc: not available
More information about the llvm-commits