[PATCH] D43222: [X86] Add combine to shrink 64-bit ands when one input is an any_extend and the other input guarantees upper 32 bits are 0.

[Phabricator via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rL325018: [X86] Add combine to shrink 64-bit ands when one input is an any_extend and the… (authored by ctopper, committed by ).

Repository:
  rL LLVM

https://reviews.llvm.org/D43222

Files:
  llvm/trunk/lib/Target/X86/X86ISelLowering.cpp
  llvm/trunk/test/CodeGen/X86/bmi.ll
  llvm/trunk/test/CodeGen/X86/gather-addresses.ll
  llvm/trunk/test/CodeGen/X86/pr32284.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D43222.134047.patch
Type: text/x-patch
Size: 6846 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180213/cd0c0eb6/attachment.bin>