[PATCH] D40343: AMDGPU: Do not combine loads/store across physreg defs

Nicolai Hähnle via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jan 29 08:18:45 PST 2018


nhaehnle updated this revision to Diff 131807.
nhaehnle added a comment.

Add a non-inline call test.


Repository:
  rL LLVM

https://reviews.llvm.org/D40343

Files:
  lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  test/CodeGen/AMDGPU/ds_read2.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.interp.ll
  test/CodeGen/AMDGPU/smrd.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40343.131807.patch
Type: text/x-patch
Size: 7714 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180129/90e68dbd/attachment.bin>


More information about the llvm-commits mailing list