[PATCH] D42449: [MachineVerifier] Add check that renamable operands aren't reserved registers.

Geoff Berry via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Jan 23 15:16:10 PST 2018


gberry created this revision.
gberry added reviewers: qcolombet, MatzeB.
Herald added subscribers: nhaehnle, sdardis, arsenm.

Also clean up a few places that were modifying code after register
allocation to set the renamable bit correctly to avoid failing this validation.


Repository:
  rL LLVM

https://reviews.llvm.org/D42449

Files:
  include/llvm/CodeGen/MachineInstr.h
  lib/CodeGen/MachineInstr.cpp
  lib/CodeGen/MachineVerifier.cpp
  lib/CodeGen/TargetInstrInfo.cpp
  lib/Target/AMDGPU/SIOptimizeExecMasking.cpp
  lib/Target/X86/X86FloatingPoint.cpp
  test/CodeGen/Mips/sll-micromips-r6-encoding.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D42449.131158.patch
Type: text/x-patch
Size: 6552 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180123/ca5cc752/attachment-0001.bin>


More information about the llvm-commits mailing list