[PATCH] D42124: SI Load Store Optimizer: When merging with offset, use V_ADD_{I|U}32_e64

[Mark Searles via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
msearles marked an inline comment as done.
Closed by commit rL323153: [AMDGPU] SI Load Store Optimizer: When merging with offset, use… (authored by msearles, committed by ).

Changed prior to commit:
  https://reviews.llvm.org/D42124?vs=130948&id=130954#toc

Repository:
  rL LLVM

https://reviews.llvm.org/D42124

Files:
  llvm/trunk/lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  llvm/trunk/test/CodeGen/AMDGPU/ds-combine-large-stride.ll
  llvm/trunk/test/CodeGen/AMDGPU/merge-load-store-vreg.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D42124.130954.patch
Type: text/x-patch
Size: 11458 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180122/fcaaa207/attachment.bin>