[PATCH] D42124: SI Load Store Optimizer: When merging with offset, use V_ADD_{I|U}32_e64

[Mark Searles via Phabricator via llvm-commits]

msearles updated this revision to Diff 130948.
msearles added a comment.

- Use scalar mov, not vector mov
- Add test to merge-load-store-vreg.mir for nocarryadd opcodes
- Update ds-combine-large-stride.ll . Note that the immediate is not folded if not using nocarryadd opcodes; this is a limitation in foldImmediates() and will be addressed in a follow-on patch


https://reviews.llvm.org/D42124

Files:
  lib/Target/AMDGPU/SILoadStoreOptimizer.cpp
  test/CodeGen/AMDGPU/ds-combine-large-stride.ll
  test/CodeGen/AMDGPU/merge-load-store-vreg.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D42124.130948.patch
Type: text/x-patch
Size: 11323 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180122/36278379/attachment.bin>