[PATCH] D41794: [X86] Improve AVX1 shuffle lowering for v8f32 shuffles where the low half comes from V1 and the high half comes from V2 and the halves do the same operation

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Jan 5 19:18:33 PST 2018


craig.topper updated this revision to Diff 128837.
craig.topper added a comment.

Add support for v4f64 as well.

Without AVX2, integer types are cast to FP so this supports v8i32/v4i64 without AVX2 as is.


https://reviews.llvm.org/D41794

Files:
  lib/Target/X86/X86ISelLowering.cpp
  test/CodeGen/X86/vector-shuffle-256-v4.ll
  test/CodeGen/X86/vector-shuffle-256-v8.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D41794.128837.patch
Type: text/x-patch
Size: 22182 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180106/da85764e/attachment.bin>


More information about the llvm-commits mailing list