[PATCH] D33196: [AArch64] Explicitly enable FeatureFuseLiterals on Cortex-A72 (NFC).

Florian Hahn via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Jan 2 07:19:02 PST 2018

Previous message: [llvm] r320962 - [DAGCombine] Move AND nodes to multiple load leaves
Next message: [llvm] r321650 - [Hexagon] Fix generation of vector sign extensions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

fhahn abandoned this revision.
fhahn added a comment.

My investigations did not show any measurable benefit. I will drop this for now


https://reviews.llvm.org/D33196

Previous message: [llvm] r320962 - [DAGCombine] Move AND nodes to multiple load leaves
Next message: [llvm] r321650 - [Hexagon] Fix generation of vector sign extensions
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list