[PATCH] D41441: [AArch64][SVE] Asm: Add restricted register classes for SVE predicate vectors.

[Sander de Smalen via Phabricator via llvm-commits]

sdesmalen updated this revision to Diff 128415.
sdesmalen added a comment.

Removed some code duplication around PPR and PPR_3b register classes.


https://reviews.llvm.org/D41441

Files:
  lib/Target/AArch64/AArch64RegisterInfo.td
  lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
  lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D41441.128415.patch
Type: text/x-patch
Size: 5718 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20180102/b97e5a35/attachment.bin>