[llvm] r320718 - [ARM] Fix isRenamable flag setting on expanded VSTMDIA opcode.

Geoff Berry via llvm-commits llvm-commits at lists.llvm.org
Thu Dec 14 10:06:25 PST 2017


Author: gberry
Date: Thu Dec 14 10:06:25 2017
New Revision: 320718

URL: http://llvm.org/viewvc/llvm-project?rev=320718&view=rev
Log:
[ARM] Fix isRenamable flag setting on expanded VSTMDIA opcode.

Fixes expensive-check ARM buildbot failure.

Modified:
    llvm/trunk/lib/Target/ARM/ARMExpandPseudoInsts.cpp
    llvm/trunk/test/CodeGen/ARM/load_store_multiple.ll

Modified: llvm/trunk/lib/Target/ARM/ARMExpandPseudoInsts.cpp
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/lib/Target/ARM/ARMExpandPseudoInsts.cpp?rev=320718&r1=320717&r2=320718&view=diff
==============================================================================
--- llvm/trunk/lib/Target/ARM/ARMExpandPseudoInsts.cpp (original)
+++ llvm/trunk/lib/Target/ARM/ARMExpandPseudoInsts.cpp Thu Dec 14 10:06:25 2017
@@ -1469,7 +1469,9 @@ bool ARMExpandPseudo::ExpandMI(MachineBa
       unsigned SrcReg = MI.getOperand(OpIdx++).getReg();
 
       // Copy the destination register.
-      MIB.add(MI.getOperand(OpIdx++));
+      MachineOperand Dst(MI.getOperand(OpIdx++));
+      Dst.setIsRenamable(false);
+      MIB.add(Dst);
 
       // Copy the predicate operands.
       MIB.add(MI.getOperand(OpIdx++));

Modified: llvm/trunk/test/CodeGen/ARM/load_store_multiple.ll
URL: http://llvm.org/viewvc/llvm-project/llvm/trunk/test/CodeGen/ARM/load_store_multiple.ll?rev=320718&r1=320717&r2=320718&view=diff
==============================================================================
--- llvm/trunk/test/CodeGen/ARM/load_store_multiple.ll (original)
+++ llvm/trunk/test/CodeGen/ARM/load_store_multiple.ll Thu Dec 14 10:06:25 2017
@@ -1,5 +1,5 @@
-; RUN: llc -mtriple=armv7-eabi -mattr=+neon %s -o - | FileCheck %s --check-prefix=CHECK-LE
-; RUN: llc -mtriple=armv7eb-eabi -mattr=+neon %s -o - | FileCheck %s --check-prefix=CHECK-BE
+; RUN: llc -verify-machineinstrs -mtriple=armv7-eabi -mattr=+neon %s -o - | FileCheck %s --check-prefix=CHECK-LE
+; RUN: llc -verify-machineinstrs -mtriple=armv7eb-eabi -mattr=+neon %s -o - | FileCheck %s --check-prefix=CHECK-BE
 
 define void @ld_st_vec_i8(<16 x i8>* %A, <16 x i8>* %B) nounwind {
 ;CHECK-LE-LABEL: ld_st_vec_i8:




More information about the llvm-commits mailing list