[PATCH] D40902: [RISCV] implemented assembler pseudo instructions for RV32I and RV64I

[Mario Werner via Phabricator via llvm-commits]

niosHD updated this revision to Diff 125952.
niosHD edited the summary of this revision.
niosHD added a comment.

Rebased as requested.

Glad you like it Alex. I am looking forward to your comments.


https://reviews.llvm.org/D40902

Files:
  lib/Target/RISCV/InstPrinter/RISCVInstPrinter.cpp
  lib/Target/RISCV/RISCV.td
  lib/Target/RISCV/RISCVInstrInfo.td
  test/MC/RISCV/rv32i-aliases-invalid.s
  test/MC/RISCV/rv32i-aliases-valid.s
  test/MC/RISCV/rv64i-aliases-invalid.s
  test/MC/RISCV/rv64i-aliases-valid.s
  test/MC/RISCV/rvi-aliases-valid.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40902.125952.patch
Type: text/x-patch
Size: 12752 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171207/17bd1cd9/attachment.bin>