[PATCH] D40417: [CodeGen] Print register names in lowercase in both MIR and debug output

Francis Visoiu Mistrih via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Nov 24 03:33:51 PST 2017 

thegameg created this revision.
Herald added subscribers: JDevlieghere, eraman, javed.absar, nhaehnle, nemanjai, sdardis, dschuff.

As part of the unification of the debug format and the MIR format, always print registers as lowercase.

- Only debug printing is affected. It now follows MIR.


https://reviews.llvm.org/D40417

Files:
  include/llvm/CodeGen/TargetRegisterInfo.h
  lib/CodeGen/TargetRegisterInfo.cpp
  test/CodeGen/AArch64/arm64-csldst-mmo.ll
  test/CodeGen/AArch64/arm64-misched-memdep-bug.ll
  test/CodeGen/AArch64/arm64-misched-multimmo.ll
  test/CodeGen/AArch64/loh.mir
  test/CodeGen/AArch64/phi-dbg.ll
  test/CodeGen/AArch64/scheduledag-constreg.mir
  test/CodeGen/AMDGPU/llvm.dbg.value.ll
  test/CodeGen/AMDGPU/schedule-regpressure.mir
  test/CodeGen/ARM/2014-01-09-pseudo_expand_implicit_reg.ll
  test/CodeGen/ARM/Windows/vla-cpsr.ll
  test/CodeGen/ARM/debug-info-arg.ll
  test/CodeGen/ARM/debug-info-branch-folding.ll
  test/CodeGen/ARM/sched-it-debug-nodes.mir
  test/CodeGen/BPF/sockex2.ll
  test/CodeGen/Mips/llvm-ir/call.ll
  test/CodeGen/PowerPC/addegluecrash.ll
  test/CodeGen/PowerPC/aggressive-anti-dep-breaker-subreg.ll
  test/CodeGen/PowerPC/byval-agg-info.ll
  test/CodeGen/PowerPC/fp64-to-int16.ll
  test/CodeGen/PowerPC/opt-cmp-inst-cr0-live.ll
  test/CodeGen/PowerPC/quadint-return.ll
  test/CodeGen/SystemZ/int-div-01.ll
  test/CodeGen/SystemZ/int-div-02.ll
  test/CodeGen/SystemZ/int-div-03.ll
  test/CodeGen/SystemZ/int-div-04.ll
  test/CodeGen/SystemZ/int-div-05.ll
  test/CodeGen/SystemZ/int-div-06.ll
  test/CodeGen/SystemZ/int-mul-08.ll
  test/CodeGen/SystemZ/int-mul-10.ll
  test/CodeGen/SystemZ/pr32505.ll
  test/CodeGen/X86/2010-04-08-CoalescerBug.ll
  test/CodeGen/X86/2010-05-28-Crash.ll
  test/CodeGen/X86/2010-06-01-DeadArg-DbgInfo.ll
  test/CodeGen/X86/GlobalISel/add-scalar.ll
  test/CodeGen/X86/GlobalISel/ext-x86-64.ll
  test/CodeGen/X86/GlobalISel/ext.ll
  test/CodeGen/X86/GlobalISel/gep.ll
  test/CodeGen/X86/add-sub-nsw-nuw.ll
  test/CodeGen/X86/add.ll
  test/CodeGen/X86/addcarry.ll
  test/CodeGen/X86/anyext.ll
  test/CodeGen/X86/atomic-eflags-reuse.ll
  test/CodeGen/X86/avx-cast.ll
  test/CodeGen/X86/avx-cmp.ll
  test/CodeGen/X86/avx-intrinsics-fast-isel.ll
  test/CodeGen/X86/avx-intrinsics-x86-upgrade.ll
  test/CodeGen/X86/avx-load-store.ll
  test/CodeGen/X86/avx-splat.ll
  test/CodeGen/X86/avx-vinsertf128.ll
  test/CodeGen/X86/avx-vzeroupper.ll
  test/CodeGen/X86/avx2-conversions.ll
  test/CodeGen/X86/avx2-intrinsics-fast-isel.ll
  test/CodeGen/X86/avx2-shift.ll
  test/CodeGen/X86/avx2-vector-shifts.ll
  test/CodeGen/X86/avx512-arith.ll
  test/CodeGen/X86/avx512-build-vector.ll
  test/CodeGen/X86/avx512-calling-conv.ll
  test/CodeGen/X86/avx512-cmp-kor-sequence.ll
  test/CodeGen/X86/avx512-cvt.ll
  test/CodeGen/X86/avx512-ext.ll
  test/CodeGen/X86/avx512-extract-subvector.ll
  test/CodeGen/X86/avx512-hadd-hsub.ll
  test/CodeGen/X86/avx512-insert-extract.ll
  test/CodeGen/X86/avx512-insert-extract_i1.ll
  test/CodeGen/X86/avx512-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512-intrinsics.ll
  test/CodeGen/X86/avx512-mask-op.ll
  test/CodeGen/X86/avx512-memfold.ll
  test/CodeGen/X86/avx512-regcall-Mask.ll
  test/CodeGen/X86/avx512-regcall-NoMask.ll
  test/CodeGen/X86/avx512-schedule.ll
  test/CodeGen/X86/avx512-select.ll
  test/CodeGen/X86/avx512-shift.ll
  test/CodeGen/X86/avx512-shuffles/partial_permute.ll
  test/CodeGen/X86/avx512-trunc.ll
  test/CodeGen/X86/avx512-vbroadcast.ll
  test/CodeGen/X86/avx512-vec-cmp.ll
  test/CodeGen/X86/avx512-vec3-crash.ll
  test/CodeGen/X86/avx512bw-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512bw-mov.ll
  test/CodeGen/X86/avx512bwvl-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512bwvl-intrinsics.ll
  test/CodeGen/X86/avx512bwvl-vec-test-testn.ll
  test/CodeGen/X86/avx512dq-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512dq-intrinsics.ll
  test/CodeGen/X86/avx512dq-mask-op.ll
  test/CodeGen/X86/avx512dqvl-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512dqvl-intrinsics.ll
  test/CodeGen/X86/avx512f-vec-test-testn.ll
  test/CodeGen/X86/avx512vl-intrinsics-upgrade.ll
  test/CodeGen/X86/avx512vl-intrinsics.ll
  test/CodeGen/X86/avx512vl-vec-cmp.ll
  test/CodeGen/X86/avx512vl-vec-masked-cmp.ll
  test/CodeGen/X86/avx512vl-vec-test-testn.ll
  test/CodeGen/X86/base-pointer-and-cmpxchg.ll
  test/CodeGen/X86/bitcast-and-setcc-128.ll
  test/CodeGen/X86/bitcast-and-setcc-256.ll
  test/CodeGen/X86/bitcast-and-setcc-512.ll
  test/CodeGen/X86/bitcast-int-to-vector-bool-sext.ll
  test/CodeGen/X86/bitcast-int-to-vector-bool-zext.ll
  test/CodeGen/X86/bitcast-int-to-vector-bool.ll
  test/CodeGen/X86/bitcast-int-to-vector.ll
  test/CodeGen/X86/bitcast-setcc-128.ll
  test/CodeGen/X86/bitcast-setcc-256.ll
  test/CodeGen/X86/bitcast-setcc-512.ll
  test/CodeGen/X86/bitreverse.ll
  test/CodeGen/X86/bmi-schedule.ll
  test/CodeGen/X86/bmi.ll
  test/CodeGen/X86/bool-simplify.ll
  test/CodeGen/X86/bool-vector.ll
  test/CodeGen/X86/broadcastm-lowering.ll
  test/CodeGen/X86/bypass-slow-division-32.ll
  test/CodeGen/X86/bypass-slow-division-64.ll
  test/CodeGen/X86/clz.ll
  test/CodeGen/X86/cmov-into-branch.ll
  test/CodeGen/X86/cmov-promotion.ll
  test/CodeGen/X86/cmov.ll
  test/CodeGen/X86/combine-abs.ll
  test/CodeGen/X86/compress_expand.ll
  test/CodeGen/X86/critical-edge-split-2.ll
  test/CodeGen/X86/ctpop-combine.ll
  test/CodeGen/X86/dagcombine-cse.ll
  test/CodeGen/X86/divide-by-constant.ll
  test/CodeGen/X86/divrem.ll
  test/CodeGen/X86/divrem8_ext.ll
  test/CodeGen/X86/eflags-copy-expansion.mir
  test/CodeGen/X86/extractelement-index.ll
  test/CodeGen/X86/f16c-intrinsics-fast-isel.ll
  test/CodeGen/X86/fast-isel-cmp.ll
  test/CodeGen/X86/fast-isel-nontemporal.ll
  test/CodeGen/X86/fast-isel-sext-zext.ll
  test/CodeGen/X86/fast-isel-shift.ll
  test/CodeGen/X86/fixup-bw-copy.ll
  test/CodeGen/X86/fp_load_cast_fold.ll
  test/CodeGen/X86/ghc-cc.ll
  test/CodeGen/X86/ghc-cc64.ll
  test/CodeGen/X86/gpr-to-mask.ll
  test/CodeGen/X86/half.ll
  test/CodeGen/X86/handle-move.ll
  test/CodeGen/X86/horizontal-reduce-smax.ll
  test/CodeGen/X86/horizontal-reduce-smin.ll
  test/CodeGen/X86/horizontal-reduce-umax.ll
  test/CodeGen/X86/horizontal-reduce-umin.ll
  test/CodeGen/X86/iabs.ll
  test/CodeGen/X86/illegal-bitfield-loadstore.ll
  test/CodeGen/X86/imul.ll
  test/CodeGen/X86/inline-asm-avx-v-constraint-32bit.ll
  test/CodeGen/X86/inline-asm-avx-v-constraint.ll
  test/CodeGen/X86/inline-asm-avx512f-v-constraint.ll
  test/CodeGen/X86/inline-asm-avx512vl-v-constraint-32bit.ll
  test/CodeGen/X86/inline-asm-avx512vl-v-constraint.ll
  test/CodeGen/X86/inline-asm-fpstack.ll
  test/CodeGen/X86/inline-asm-stack-realign.ll
  test/CodeGen/X86/inline-asm-tied.ll
  test/CodeGen/X86/lea-3.ll
  test/CodeGen/X86/lea-opt-cse3.ll
  test/CodeGen/X86/lea32-schedule.ll
  test/CodeGen/X86/loop-search.ll
  test/CodeGen/X86/lzcnt-schedule.ll
  test/CodeGen/X86/lzcnt-zext-cmp.ll
  test/CodeGen/X86/machine-cse.ll
  test/CodeGen/X86/machine-outliner-tailcalls.ll
  test/CodeGen/X86/masked_gather_scatter.ll
  test/CodeGen/X86/masked_memop.ll
  test/CodeGen/X86/maskmovdqu.ll
  test/CodeGen/X86/misched-copy.ll
  test/CodeGen/X86/movmsk.ll
  test/CodeGen/X86/mul-constant-i16.ll
  test/CodeGen/X86/mul-constant-i32.ll
  test/CodeGen/X86/mul-constant-result.ll
  test/CodeGen/X86/negate-i1.ll
  test/CodeGen/X86/norex-subreg.ll
  test/CodeGen/X86/oddshuffles.ll
  test/CodeGen/X86/or-lea.ll
  test/CodeGen/X86/phys_subreg_coalesce-3.ll
  test/CodeGen/X86/pmul.ll
  test/CodeGen/X86/popcnt-schedule.ll
  test/CodeGen/X86/popcnt.ll
  test/CodeGen/X86/pr22970.ll
  test/CodeGen/X86/pr26870.ll
  test/CodeGen/X86/pr28173.ll
  test/CodeGen/X86/pr28560.ll
  test/CodeGen/X86/pr29061.ll
  test/CodeGen/X86/pr30430.ll
  test/CodeGen/X86/pr32282.ll
  test/CodeGen/X86/pr32284.ll
  test/CodeGen/X86/pr32329.ll
  test/CodeGen/X86/pr32345.ll
  test/CodeGen/X86/pr32484.ll
  test/CodeGen/X86/pr34653.ll
  test/CodeGen/X86/prolog-push-seq.ll
  test/CodeGen/X86/promote-vec3.ll
  test/CodeGen/X86/psubus.ll
  test/CodeGen/X86/reduce-trunc-shl.ll
  test/CodeGen/X86/remat-phys-dead.ll
  test/CodeGen/X86/sar_fold64.ll
  test/CodeGen/X86/schedule-x86_64.ll
  test/CodeGen/X86/select.ll
  test/CodeGen/X86/select_const.ll
  test/CodeGen/X86/setcc-lowering.ll
  test/CodeGen/X86/sext-i1.ll
  test/CodeGen/X86/sha.ll
  test/CodeGen/X86/shift-combine.ll
  test/CodeGen/X86/shift-double.ll
  test/CodeGen/X86/shrink-compare.ll
  test/CodeGen/X86/shuffle-vs-trunc-256.ll
  test/CodeGen/X86/sjlj-eh.ll
  test/CodeGen/X86/sse-regcall.ll
  test/CodeGen/X86/sse2-schedule.ll
  test/CodeGen/X86/sse42-schedule.ll
  test/CodeGen/X86/stackmap-fast-isel.ll
  test/CodeGen/X86/statepoint-allocas.ll
  test/CodeGen/X86/subvector-broadcast.ll
  test/CodeGen/X86/tailcall-64.ll
  test/CodeGen/X86/tbm-intrinsics-fast-isel.ll
  test/CodeGen/X86/tbm_patterns.ll
  test/CodeGen/X86/umul-with-overflow.ll
  test/CodeGen/X86/urem-i8-constant.ll
  test/CodeGen/X86/urem-power-of-two.ll
  test/CodeGen/X86/vec_fp_to_int.ll
  test/CodeGen/X86/vec_ins_extract-1.ll
  test/CodeGen/X86/vec_insert-4.ll
  test/CodeGen/X86/vec_insert-5.ll
  test/CodeGen/X86/vec_insert-7.ll
  test/CodeGen/X86/vec_insert-8.ll
  test/CodeGen/X86/vec_insert-mmx.ll
  test/CodeGen/X86/vec_int_to_fp.ll
  test/CodeGen/X86/vec_ss_load_fold.ll
  test/CodeGen/X86/vector-bitreverse.ll
  test/CodeGen/X86/vector-compare-all_of.ll
  test/CodeGen/X86/vector-compare-any_of.ll
  test/CodeGen/X86/vector-compare-results.ll
  test/CodeGen/X86/vector-extend-inreg.ll
  test/CodeGen/X86/vector-half-conversions.ll
  test/CodeGen/X86/vector-lzcnt-128.ll
  test/CodeGen/X86/vector-lzcnt-256.ll
  test/CodeGen/X86/vector-popcnt-128.ll
  test/CodeGen/X86/vector-popcnt-256.ll
  test/CodeGen/X86/vector-rotate-128.ll
  test/CodeGen/X86/vector-rotate-256.ll
  test/CodeGen/X86/vector-sext.ll
  test/CodeGen/X86/vector-shift-ashr-128.ll
  test/CodeGen/X86/vector-shift-ashr-256.ll
  test/CodeGen/X86/vector-shift-lshr-128.ll
  test/CodeGen/X86/vector-shift-lshr-256.ll
  test/CodeGen/X86/vector-shift-shl-128.ll
  test/CodeGen/X86/vector-shift-shl-256.ll
  test/CodeGen/X86/vector-shuffle-256-v4.ll
  (39 more files...)

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40417.124147.patch
Type: text/x-patch
Size: 1185683 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171124/b3e66d22/attachment-0001.bin>

More information about the llvm-commits mailing list