[PATCH] D40360: [AArch64][SVE] Asm: Add SVE predicate register definitions and parsing support

Sander de Smalen via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Nov 22 09:24:43 PST 2017


sdesmalen created this revision.
Herald added subscribers: tschuett, javed.absar, aemerson.

Patch [1/4] in a series to add parsing of predicates and properly parse SVE ZIP1/ZIP2 instructions.


https://reviews.llvm.org/D40360

Files:
  lib/Target/AArch64/AArch64RegisterInfo.td
  lib/Target/AArch64/AsmParser/AArch64AsmParser.cpp
  lib/Target/AArch64/Disassembler/AArch64Disassembler.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D40360.123957.patch
Type: text/x-patch
Size: 10573 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171122/eaf94f09/attachment.bin>


More information about the llvm-commits mailing list