[PATCH] D39723: [mips] Guard indirect and tailcall pseudo instructions correctly.

[Simon Dardis via Phabricator via llvm-commits]

sdardis created this revision.
Herald added a subscriber: arichardson.

Previously these pseudo instructions were not guarded by ISA, so their
select was dependant on the ordering of the entries in the DAG matcher.


Repository:
  rL LLVM

https://reviews.llvm.org/D39723

Files:
  lib/Target/Mips/MicroMips32r6InstrInfo.td
  lib/Target/Mips/MicroMipsInstrInfo.td
  lib/Target/Mips/MipsInstrInfo.td
  test/CodeGen/Mips/brind-tailcall.ll
  test/CodeGen/Mips/tailcall/tailcall.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D39723.121746.patch
Type: text/x-patch
Size: 9417 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171107/58f4d8b8/attachment.bin>