[PATCH] D39060: AMDGPU: Lower buffer store and atomic intrinsics manually

Marek Olšák via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 31 14:04:39 PDT 2017


mareko updated this revision to Diff 121056.
mareko added a comment.

- don't set MOVolatile
- this precedes the buffer store merging patch


https://reviews.llvm.org/D39060

Files:
  lib/Target/AMDGPU/AMDGPUISelLowering.cpp
  lib/Target/AMDGPU/AMDGPUISelLowering.h
  lib/Target/AMDGPU/BUFInstructions.td
  lib/Target/AMDGPU/SIISelLowering.cpp
  lib/Target/AMDGPU/SIInstrInfo.td
  test/CodeGen/AMDGPU/llvm.amdgcn.buffer.atomic.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.buffer.store.format.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.buffer.store.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.image.atomic.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.image.ll
  test/CodeGen/AMDGPU/llvm.amdgcn.s.waitcnt.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D39060.121056.patch
Type: text/x-patch
Size: 27981 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20171031/c738cff0/attachment-0001.bin>


More information about the llvm-commits mailing list