[PATCH] D37294: [X86][Skylake] Adding the scheduling information for the SkylakeClient target

Gadi Haber via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Sep 12 03:02:57 PDT 2017


gadi.haber added a comment.

As an example here are the encodings coverage I have for the MULX32rm opcode:

  [0xc4,0x62,0x13,0xf6,0x2c,0x25,0xf0,0x1c,0xf0,0x1c] mulx 485498096, %r13d, %r13d
  [0xc4,0x62,0x13,0xf6,0x2a] mulx (%rdx), %r13d, %r13d
  [0xc4,0x62,0x13,0xf6,0x6a,0x40] mulx 64(%rdx), %r13d, %r13d
  [0xc4,0x62,0x13,0xf6,0x6c,0x02,0x40] mulx 64(%rdx,%rax), %r13d, %r13d
  [0xc4,0x62,0x13,0xf6,0x6c,0x82,0x40] mulx 64(%rdx,%rax,4), %r13d, %r13d
  [0xc4,0x62,0x13,0xf6,0x6c,0x82,0xc0] mulx -64(%rdx,%rax,4), %r13d, %r13d


Repository:
  rL LLVM

https://reviews.llvm.org/D37294





More information about the llvm-commits mailing list