[PATCH] D34500: [AMDGPU] Combine and x, (sext cc from i1) => select cc, x, 0

Valery Pykhtin via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Jun 27 03:03:51 PDT 2017

Previous message: [PATCH] D33464: [PM][WIP] Enable out-of-tree registration of passes with the new PassBuilder
Next message: [PATCH] D34500: [AMDGPU] Combine and x, (sext cc from i1) => select cc, x, 0
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

vpykhtin accepted this revision.
vpykhtin added a comment.
This revision is now accepted and ready to land.

LGTM.


https://reviews.llvm.org/D34500

Previous message: [PATCH] D33464: [PM][WIP] Enable out-of-tree registration of passes with the new PassBuilder
Next message: [PATCH] D34500: [AMDGPU] Combine and x, (sext cc from i1) => select cc, x, 0
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list