[PATCH] D33099: AMD Jaguar scheduler doesn't correctly model 256-bit AVX instructions

Andrew V. Tischenko via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Jun 7 05:50:24 PDT 2017


avt77 updated this revision to Diff 101712.
avt77 added a comment.

I removed all changes related to throughput calculations. And I made all updates suggested by Simon.


https://reviews.llvm.org/D33099

Files:
  lib/Target/X86/X86ScheduleBtVer2.td
  test/CodeGen/X86/avx-schedule.ll
  test/CodeGen/X86/avx-vzeroupper.ll
  test/CodeGen/X86/recip-fastmath.ll
  test/CodeGen/X86/recip-fastmath2.ll
  test/CodeGen/X86/slow-unaligned-mem.ll
  test/CodeGen/X86/sse-schedule.ll
  test/CodeGen/X86/sse2-schedule.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D33099.101712.patch
Type: text/x-patch
Size: 103656 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170607/0bb50cc2/attachment.bin>


More information about the llvm-commits mailing list