[PATCH] D33952: [GlobalISel][X86] Get correct RegClass for given RegBank.

[Igor Breger via Phabricator via llvm-commits]

igorb created this revision.
Herald added subscribers: kristof.beyls, rovka.

In some cases RegClass depends on target feature. Hight (16-31) vector registers exist only if AVX512f available.
Split from https://reviews.llvm.org/D33665


https://reviews.llvm.org/D33952

Files:
  lib/Target/X86/X86InstructionSelector.cpp
  test/CodeGen/X86/GlobalISel/select-memop-scalar.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D33952.101613.patch
Type: text/x-patch
Size: 6120 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20170606/04c3e971/attachment.bin>